AD9915 datasheet(14/48 Pages) AD

14 / 48 page

AD9915

Data Sheet

Rev. A | Page 14 of 48

Figure 16. Absolute Phase Noise Curves of Normalized REF CLK Source to

DDS Output at 978.5 MHz (SYSCLK = 2.5 GHz)

Figure 17. Residual Phase Noise Curves

Figure 18. Power Supply Current vs. SYSCLK

Figure 19. Absolute Phase Noise Curves of DDS Output Using Internal PLL at

2.5 GHz Operation

Figure 20. Residual PN vs. Absolute PN Measurement Curves at 978.5 MHz

Figure 21. Residual Phase Noise vs. Normalized Absolute REF CLK Source

Phase Noise at 978.5 MHz

100

10k

100k

10M

100M

FREQUENCY OFFSET (Hz)

–70

–90

–80

–100

–110

–120

–130

–140

–150

–160

–170

978MHz

NORMALIZED

REF CLK SOURCE

–60

–90

–80

–70

–100

–110

–120

–130

–140

–150

–160

–170

–180

100

10k

100k

10M

100M

FREQUENCY OFFSET (Hz)

978MHz

123MHz

497MHz

305MHz

0.5

0.4

0.3

0.2

0.1

500

1000

2500

2000

1500

SYSTEM CLOCK (MHz)

3.3V ANALOG

3.3V DIGITAL

1.8V ANALOG

1.8V DIGITAL

100

10k

100k

10M

100M

FREQUENCY OFFSET (Hz)

–70

–90

–80

–100

–110

–120

–130

–140

–150

–160

–170

978MHz

305MHz

123MHz

497MHz

100

10k

100k

10M

100M

FREQUENCY OFFSET (Hz)

–60

–90

–80

–70

–100

–110

–120

–130

–140

–150

–160

978MHz RESIDUAL

978MHz ABSOLUTE

–60

–90

–80

–70

–100

–110

–120

–130

–140

–150

–160

–170

–180

100

10k

100k

10M

100M

FREQUENCY OFFSET (Hz)

978MHz ABSOLUTE

978MHz RESIDUAL

AD9915 Datasheet(PDF) 14 Page - Analog Devices

AD9915 Datasheet(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Download

Link URL