Electronic Components Datasheet Search
  English  ▼

X  

AD9915 Datasheet(PDF) 33 Page - Analog Devices

Part # AD9915
Description  2.5 GSPS Direct Digital Synthesizer with 12-Bit DAC
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9915 Datasheet(HTML) 33 Page - Analog Devices

Back Button AD9915 Datasheet HTML 29Page - Analog Devices AD9915 Datasheet HTML 30Page - Analog Devices AD9915 Datasheet HTML 31Page - Analog Devices AD9915 Datasheet HTML 32Page - Analog Devices AD9915 Datasheet HTML 33Page - Analog Devices AD9915 Datasheet HTML 34Page - Analog Devices AD9915 Datasheet HTML 35Page - Analog Devices AD9915 Datasheet HTML 36Page - Analog Devices AD9915 Datasheet HTML 37Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 48 page
background image
Data Sheet
AD9915
Rev. A | Page 33 of 48
PARALLEL PROGRAMMING (8-/16-BIT)
The state of the external function pins (F0 to F3) determine the
type of interface used by the AD9915. Pin 28 to Pin 31 are
dedicated function pins. To enable the parallel mode interface
set Pin 28 to Pin 31 to logic low.
Parallel programming consists of eight address lines and either
eight or16 bidirectional data lines for read/write operations. The
logic state on Pin 22 determines the width of the data lines used. A
logic low on Pin 22 sets the data width to eight bits, and logic high
sets the data width to 16 bits. In addition, parallel mode has
dedicated write/read control inputs. If 16-bit mode is used, the
upper byte, Bits[15:8], goes to the addressed register and the
lower byte, Bits[7:0], goes to the adjacent lower address.
Parallel I/O operation allows write access to each byte of any
register in a single I/O operation. Readback capability for each
register is included to ease designing with the AD9915.
Table 12. Parallel Port Read Timing (See Figure 46)
Parameter
Value
Unit
Test Conditions/Comments
t
ADV
92
ns max
Address to data valid time
t
AHD
0
ns min
Address hold time to RD signal
inactive
t
RDLOV
69
ns max
RD low to output valid
t
RDHOZ
50
ns max
RD high to data three-state
t
RDLOW
69
ns max
RD signal minimum low time
t
RDHIGH
50
ns max
RD signal minimum high time
Table 13. Parallel Port Write Timing (See Figure 47)
Parameter
Value
Unit
Test Conditions / Comments
t
ASU
1
ns
Address setup time to WR
signal active
t
DSU
3.8
ns
Data setup time to WR signal
active
t
AHD
0
ns
Address hold time to WR
signal inactive
t
DHD
0
ns
Data hold time to WR signal
inactive
t
WRLOW
2.1
ns
WR signal minimum low time
t
WRHIGH
3.8
ns
WR signal minimum high time
t
WR
10.5
ns
Minimum write time
Figure 46. Parallel Port Read Timing Diagram
Figure 47. Parallel Port Write Timing Diagram
A1
D1
A2
D2
A3
D3
A[7:0]
RD
D[7:0] OR
D[15:0]
tRDHOZ
tRDHIGH
tRDLOW
tRDLOV
tADV
tAHD
A1
A2
A3
D1
D2
D3
A[7:0]
WR
D[7:0] OR
D[15:0]
tWR
tASU
tAHD
tWRHIGH
tDHD
tDSU
tWRLOW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com