Electronic Components Datasheet Search
  English  ▼

X  

ADMC300 Datasheet(PDF) 4 Page - Analog Devices

Part # ADMC300
Description  High Performance DSP-Based Motor Controller
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADMC300 Datasheet(HTML) 4 Page - Analog Devices

  ADMC300 Datasheet HTML 1Page - Analog Devices ADMC300 Datasheet HTML 2Page - Analog Devices ADMC300 Datasheet HTML 3Page - Analog Devices ADMC300 Datasheet HTML 4Page - Analog Devices ADMC300 Datasheet HTML 5Page - Analog Devices ADMC300 Datasheet HTML 6Page - Analog Devices ADMC300 Datasheet HTML 7Page - Analog Devices ADMC300 Datasheet HTML 8Page - Analog Devices ADMC300 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 42 page
background image
–4–
REV. B
ADMC300–SPECIFICATIONS
ENCODER INTERFACE UNIT
Parameter
Test Conditions
Min
Typ
Max
Unit
fENC, MAX
Maximum Encoder Pulse Rate1
3.1
MHz
NOTES
1Assumes perfect quadrature encoder signals.
Specifications subject to change without notice.
AUXILIARY PWM OUTPUTS
Parameter
Test Conditions
Min
Typ
Max
Unit
Resolution
8
Bits
fAUXPWM
Switching Frequency
48.8
kHz
Specifications subject to change without notice.
(VDD = AVDD = 5 V
10%, GND = AGND = 0 V, TAMB = –40 C to +85 C, CLKIN = 12.5 MHz, unless
otherwise noted)
(VDD = AVDD = 5 V
10%, GND = AGND = 0 V, TAMB = –40 C to +85 C, CLKIN = 12.5 MHz, unless
otherwise noted)
TIMING PARAMETERS
Parameter
Min
Max
Unit
Clock Signals
tCK is defined as 0.5 tCKI. The ADMC300 uses an input clock with a frequency equal
to half the instruction rate; a 12.5 MHz input clock (which is equivalent to 80 ns)
yields a 40 ns processor cycle (equivalent to 25 MHz). tCK values within the range of
0.5 tCKI period should be substituted for all relevant timing parameters to obtain
specification value.
Example: tCKH = 0.5 tCK – 10 ns = 0.5 (40 ns) – 10 ns = 10 ns.
Timing Requirements:
tCKI
CLKIN Period
80
150
ns
tCKIL
CLKIN Width Low
20
ns
tCKIH
CLKIN Width High
20
ns
Switching Characteristics:
tCKL
CLKOUT Width Low
0.5 tCK – 10
ns
tCKH
CLKOUT Width High
0.5 tCK – 10
ns
tCKOH
CLKIN High to CLKOUT High
0
20
ns
Control Signals
Timing Requirement:
tRSP
RESET Width Low
5 tCK
1
ns
PWM Shutdown Signals
Timing Requirements:
tPWMTPW
PWMTRIP Width Low
3 tCK
ns
tPIOPWM
PIO Width Low
3 tCK
ns
NOTES
1Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including crystal
oscillator start-up time).
Specifications subject to change without notice.
CLKIN
CLKOUT
tCKOH
tCKI
tCKIH
tCKH
tCKL
tCKIL
Figure 1. Clock Signals



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com