DAC3174 datasheet(13/40 Pages) TI

13 / 40 page

DAC3174

www.ti.com

SLAS837A – APRIL 2013 – REVISED MAY 2013

ELECTRICAL CHARACTERISTICS – DIGITAL SPECIFICATIONS (continued)

Typical values at T A = 25°C, full temperature range is T MIN = –40°C to T MAX = 85°C, DAC sample rate = 500MSPS, 50%

clock duty cycle, VDDA33/IOVDD = 3.3V, VDDA18/CLKVDD18/DIGVDD18 = 1.8V, IOUT FS = 20mA (unless otherwise

noted).

PARAMETERS

NOTES

MIN

TYP

MAX UNITS

LVDS INPUT TIMING

config3 Setting

datadly

clkdly

-20

-120

-220

-310

D[x..0] valid to DATACLK rising or falling edge

for single bus single clock mode ;

-390

-480

DA/DB[x…0] valid to DB_CLK rising or falling

ts(DATA)

Setup time

edge for dual bus single clock mode;

-560

-630

DA[x..0] valid to DA_CLK rising or falling edge,

and DB[x…0] valid for DB_CLK rising or falling

edge for dual bus dual clock mode

150

230

330

430

530

620

congfig3 Setting

datadly

clkdly

310

390

480

560

D[x..0] valid to DATACLK rising or falling edge

for single bus single clock mode;

650

740

DA/DB[x…0] valid to DB_CLK rising or falling

th(DATA)

Hold time

edge for dual bus single clock mode;

850

930

DA[x..0] valid to DA_CLK rising or falling edge,

200

and DB[x…0] valid for DB_CLK rising or falling

edge for dual bus dual clock mode.

100

-60

-140

-220

-290

Submit Documentation Feedback

Product Folder Links :DAC3174

DAC3174 Datasheet(PDF) 13 Page - Texas Instruments

DAC3174 Datasheet(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL