Electronic Components Datasheet Search
  English  ▼

X  

DAC5682 Datasheet(PDF) 37 Page - Texas Instruments

Part # DAC5682
Description  Wideband Transmit-Receive Digital Signal Processors
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DAC5682 Datasheet(HTML) 37 Page - Texas Instruments

Back Button DAC5682 Datasheet HTML 33Page - Texas Instruments DAC5682 Datasheet HTML 34Page - Texas Instruments DAC5682 Datasheet HTML 35Page - Texas Instruments DAC5682 Datasheet HTML 36Page - Texas Instruments DAC5682 Datasheet HTML 37Page - Texas Instruments DAC5682 Datasheet HTML 38Page - Texas Instruments DAC5682 Datasheet HTML 39Page - Texas Instruments DAC5682 Datasheet HTML 40Page - Texas Instruments DAC5682 Datasheet HTML 41Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 49 page
background image
ADC Data
ADC Clock
t
su
t
su
t
h
t
h
T0512-01
GC5330
GC5337
www.ti.com
SLWS226 B
– DECEMBER 2010 – REVISED JANUARY 2011
Table 17. General LVDS ADC Interface Table
Clock
ADC Type
Bits per Rail
ADC Format
ADC Input Timing Table
ADC Figure
Centered
ADS5400
1
Yes
W7
Table 18
Figure 20
ADS54RF63 (*)
1
No
W14
Table 19
Figure 20
ADS5463 (*)
1
No
W14
Table 19
Figure 20
ADS5474 (*)
1
No
W14
Table 19
Figure 20
RXA as baseband
2
Yes
Baseband format
– W14
Table 21
Figure 20
TX input
ADS61xx, ADS41xx,
2
Yes
B7
Table 20
Figure 20
ADS62pxx
ADS55xx
2
Yes
B7, W7
Table 20Table 18
Figure 20
ADS58B18
2
Yes
B7, W7
Table 20Table 18
Figure 20
ADS58B28,
2
Yes
B7, W7
Table 20Table 18
Figure 20
ADS62c1x
ADS64xx
6 or 7
Yes
W7
Table 18
Figure 21
ADS52xx
12 or 14
Yes
W7
Table 18
Figure 21
Table 18. RX ADC-W7 Switching Characteristics
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
fCLK(ADC)
RX input clock frequency, ADCA7 Clk
See (1)
620
MHz
Input data setup time on port A before ADCA7
tsu(ADC,A)
See (1)(2)
260
ps
Clk transition
Input data hold time on port A after ADCA7 Clk
th(ADC,A)
See (1)(2)
170
ps
transition
Input data setup time on port B before ADCB7
tsu(ADC,B)
See (1)(2)
260
ps
Clk transition
Input data hold time on port B after ADCB7 Clk
th(ADC,B)
See (1)(2)
140
ps
transition
(1)
Chip specifications are production tested at 90
°C case temperature for the given specification. Early production lots are sample tested
at
–40°C.
(2)
Setup and hold times apply to data and appropriate ADC Clk, respectively. Timing is measured from ADC Clk threshold crossing.
Figure 20. RX ADC LVDS Timing Specifications (RXA and RXB)
© 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
37
Product Folder Link(s): GC5330 GC5337



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com