Electronic Components Datasheet Search
  English  ▼

X  

ST72F262G2B5 Datasheet(PDF) 29 Page - STMicroelectronics

Part # ST72F262G2B5
Description  8-BIT MCU WITH FLASH OR ROM MEMORY, ADC, TWO 16-BIT TIMERS, I2C, SPI, SCI INTERFACES
Download  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72F262G2B5 Datasheet(HTML) 29 Page - STMicroelectronics

Back Button ST72F262G2B5 Datasheet HTML 25Page - STMicroelectronics ST72F262G2B5 Datasheet HTML 26Page - STMicroelectronics ST72F262G2B5 Datasheet HTML 27Page - STMicroelectronics ST72F262G2B5 Datasheet HTML 28Page - STMicroelectronics ST72F262G2B5 Datasheet HTML 29Page - STMicroelectronics ST72F262G2B5 Datasheet HTML 30Page - STMicroelectronics ST72F262G2B5 Datasheet HTML 31Page - STMicroelectronics ST72F262G2B5 Datasheet HTML 32Page - STMicroelectronics ST72F262G2B5 Datasheet HTML 33Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 172 page
background image
ST72260Gx, ST72262Gx, ST72264Gx
29/172
INTERRUPTS (Cont’d)
Servicing Pending Interrupts
As several interrupts can be pending at the same
time, the interrupt to be taken into account is deter-
mined by the following two-step process:
– the highest software priority interrupt is serviced,
– if several interrupts have the same software pri-
ority then the interrupt with the highest hardware
priority is serviced first.
Figure 17 describes this decision process.
Figure 17. Priority Decision Process
When an interrupt request is not serviced immedi-
ately, it is latched and then processed when its
software priority combined with the hardware pri-
ority becomes the highest one.
Note 1: The hardware priority is exclusive while
the software one is not. This allows the previous
process to succeed with only one interrupt.
Note 2: RESET and TRAP are non-maskable and
they can be considered as having the highest soft-
ware priority in the decision process.
Different Interrupt Vector Sources
Two interrupt source types are managed by the
ST7 interrupt controller: the non-maskable type
(RESET and TRAP) and the maskable type (exter-
nal or from internal peripherals).
Non-Maskable Sources
These sources are processed regardless of the
state of the I1 and I0 bits of the CC register (see
Figure 16). After stacking the PC, X, A and CC
registers (except for RESET), the corresponding
vector is loaded in the PC register and the I1 and
I0 bits of the CC are set to disable interrupts (level
3). These sources allow the processor to exit
HALT mode.
TRAP (Non Maskable Software Interrupt)
This software interrupt is serviced when the TRAP
instruction is executed. It will be serviced accord-
ing to the flowchart on Figure 16 as a TLI.
RESET
The RESET source has the highest priority in the
ST7. This means that the first current routine has
the highest software priority (level 3) and the high-
est hardware priority.
See the RESET chapter for more details.
Maskable Sources
Maskable interrupt vector sources can be serviced
if the corresponding interrupt is enabled and if its
own interrupt software priority (in ISPRx registers)
is higher than the one currently being serviced (I1
and I0 in CC register). If any of these two condi-
tions is false, the interrupt is latched and thus re-
mains pending.
External Interrupts
External interrupts allow the processor to exit from
HALT low power mode.
External interrupt sensitivity is software selectable
through the Miscellaneous registers (MISCRx).
External interrupt triggered on edge will be latched
and the interrupt request automatically cleared
upon entering the interrupt service routine.
If several input pins of a group connected to the
same interrupt vector request an interrupt simulta-
neously, the interrupt vector will be serviced. Soft-
ware can read the pin levels to identify which
pin(s) are the source of the interrupt.
If several input pins are selected simultaneously
as interrupt source, these are logically NANDed.
For this reason if one of the interrupt pins is tied
low, it masks the other ones.
Peripheral Interrupts
Usually the peripheral interrupts cause the MCU to
exit from HALT mode except those mentioned in
the “Interrupt Mapping” table.
A peripheral interrupt occurs when a specific flag
is set in the peripheral status registers and if the
corresponding enable bit is set in the peripheral
control register.
The general sequence for clearing an interrupt is
based on an access to the status register followed
by a read or write to an associated register.
Note: The clearing sequence resets the internal
latch. A pending interrupt (i.e. waiting for being
serviced) will therefore be lost if the clear se-
quence is executed.
PENDING
SOFTWARE
Different
INTERRUPTS
Same
HIGHEST HARDWARE
PRIORITY SERVICED
PRIORITY
HIGHEST SOFTWARE
PRIORITY SERVICED


Similar Part No. - ST72F262G2B5

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
ST72F262G2B6 STMICROELECTRONICS-ST72F262G2B6 Datasheet
2Mb / 171P
8-BIT MCU WITH FLASH OR ROM MEMORY, ADC, TWO 16-BIT TIMERS, I2C, SPI, SCI INTERFACES
August 2003 Rev. 1.7
ST72F262G2B6 STMICROELECTRONICS-ST72F262G2B6 Datasheet
1Mb / 172P
8-BIT MCU WITH FLASH OR ROM MEMORY, ADC, TWO 16-BIT TIMERS, I2C, SPI, SCI INTERFACES
More results

Similar Description - ST72F262G2B5

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
ST72260G STMICROELECTRONICS-ST72260G Datasheet
2Mb / 171P
8-BIT MCU WITH FLASH OR ROM MEMORY, ADC, TWO 16-BIT TIMERS, I2C, SPI, SCI INTERFACES
August 2003 Rev. 1.7
ST72260GX STMICROELECTRONICS-ST72260GX Datasheet
1Mb / 172P
8-BIT MCU WITH FLASH OR ROM MEMORY, ADC, TWO 16-BIT TIMERS, I2C, SPI, SCI INTERFACES
ST72334J STMICROELECTRONICS-ST72334J_03 Datasheet
1Mb / 153P
8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES
ST72334J STMICROELECTRONICS-ST72334J Datasheet
1,022Kb / 125P
8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES
ST72334XX-AUTO STMICROELECTRONICS-ST72334XX-AUTO Datasheet
3Mb / 150P
8-bit MCU for automotive with single voltage Flash/ROM memory, ADC, 16-bit timers, SPI, SCI interfaces
ST72340 STMICROELECTRONICS-ST72340 Datasheet
3Mb / 191P
8-BIT MCU WITH UP TO 16K FLASH MEMORY, 10-BIT ADC, TWO 16-BIT TIMERS, TWO I2C, SPI, SCI
ST72104G STMICROELECTRONICS-ST72104G Datasheet
909Kb / 135P
8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, I2C INTERFACES
February 2000 Rev. 2.2
ST72104GX-AUTO STMICROELECTRONICS-ST72104GX-AUTO Datasheet
3Mb / 135P
8-bit MCU for automotive with single voltage Flash/ROM memory, ADC, 16-bit timers, SPI, I2C interfaces
ST72325 STMICROELECTRONICS-ST72325_07 Datasheet
3Mb / 196P
8-bit MCU with 16 to 60K Flash/ROM, ADC, CSS, 5 timers, SPI, SCI, I2C interface
ST7232A STMICROELECTRONICS-ST7232A Datasheet
1Mb / 154P
8-BIT MCU WITH 8K FLASH/ROM, ADC, 4 TIMERS, SPI, SCI INTERFACE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com