Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DS2152L Datasheet(PDF) 62 Page - Dallas Semiconductor

Part # DS2152L
Description  Enhanced T1 Single-Chip Transceiver
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2152L Datasheet(HTML) 62 Page - Dallas Semiconductor

Back Button DS2152L Datasheet HTML 58Page - Dallas Semiconductor DS2152L Datasheet HTML 59Page - Dallas Semiconductor DS2152L Datasheet HTML 60Page - Dallas Semiconductor DS2152L Datasheet HTML 61Page - Dallas Semiconductor DS2152L Datasheet HTML 62Page - Dallas Semiconductor DS2152L Datasheet HTML 63Page - Dallas Semiconductor DS2152L Datasheet HTML 64Page - Dallas Semiconductor DS2152L Datasheet HTML 65Page - Dallas Semiconductor DS2152L Datasheet HTML 66Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 94 page
background image
DS2152
62 of 93
RFFR: RECEIVE FDL FIFO REGISTER (Address=05 Hex)
(MSB)
(LSB)
FDL7
FDL6
FDL5
FDL4
FDL3
FDL2
FDL1
FDL0
SYMBOL
POSITION
NAME AND DESCRIPTION
FDL7
RFFR.7
FDL Data Bit 7. MSB of a HDLC packet data byte.
FDL6
RFFR.6
FDL Data Bit 6.
FDL5
RFFR.5
FDL Data Bit 5.
FDL4
RFFR.4
FDL Data Bit 4.
FDL3
RFFR.3
FDL Data Bit 3.
FDL2
RFFR.2
FDL Data Bit 2.
FDL1
RFFR.1
FDL Data Bit 1.
FDL0
RFFR.0
FDL Data Bit 0. LSB of a HDLC packet data byte.
TPRM: TRANSMIT PRM REGISTER (Address=06 Hex)
(MSB)
(LSB)
-
-
-
-
-
TEMPTY
TFULL
UDR
SYMBOL
POSITION
NAME AND DESCRIPTION
-
TPRM.7
Not Assigned. Could be any value when read.
-
TPRM.6
Not Assigned. Could be any value when read.
-
TPRM.5
Not Assigned. Could be any value when read.
-
TPRM.4
Not Assigned. Could be any value when read.
-
TPRM.3
Not Assigned. Could be any value when read.
TEMPTY
TPRM.2
Transmit FIFO Empty. A real-time bit that is set high when
the FIFO is empty.
TFULL
TPRM.1
Transmit FIFO Full. A real-time bit that is set high when the
FIFO is full.
UDR
TPRM.0
Underrun. Set when the transmit FIFO unwantedly empties out
and an abort is automatically sent.
NOTE:
The UDR bit is latched and will be cleared when read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com