IMC010FLSA datasheet(7/39 Pages) INTEL

7 / 39 page

SERIES 2 FLASH MEMORY CARDS

PCMCIAJEIDA INTERFACE

The Series 2 Flash Memory Card interface supports

the PCMCIA 21 and JEIDA 41 68-pin card format

(see Tables 1 and 2) Detailed specifications are de-

scribed in the PC Card Standard Release 21 July

1993 published by PCMCIA The Series 2 Card con-

forms to the requirements of both Release 1 and

Release 2 of the PC Card Standard

Series 2 Card pin definitions are equivalent to the

Bulk-Erase Flash Card except that certain No Con-

nects are now used A22 through A24 RST (Reset)

and RDYBSY

(ReadyBusy) have pin assign-

ments as set by the PCMCIA standard

NOTE The READYBUSY signal is abbreviated as

RDYBSY

by PCMCIA (card level) and as

RYBY

by JEDEC (component level)

The outer shell of the Series 2 card meets all

PCMCIAJEIDA Type 1 mechanical specifications

See Figure 19 for mechanical dimensions

WRITE PROTECT SWITCH

A mechanical write protect switch provides the

card’s memory array with internal write lockout The

Write-Protect (WP) output pin reflects the status of

this mechanical switch It outputs a high signal (VOH)

when writes are disabled This switch does not lock

out writes to the Component Management Regis-

ters

BATTERY VOLTAGE DETECT

PCMCIA requires two signals BVD1 and BVD2 be

supplied at the interface to reflect card battery con-

dition Flash Memory Cards do not require batteries

When the power on reset cycle is complete BVD1

and BVD2 are driven high to maintain compatibility

CARD DETECT

Two signals CD1

and CD2

allow the host to de-

termine proper socket seating They reside at oppo-

site ends of the connector and are tied to ground

within the memory card

DESIGN CONSIDERATIONS

The Series 2 Card consists of two separate memory

planes the Common Memory Plane (or Main Memo-

ry) and the Attribute Memory Plane The Common

Memory Plane resides in the banks of device pairs

and represents the user-alterable memory space

The Component Management Registers (CMR) and

the hardwired Card Information Structure (CIS) re-

side in the Attribute Memory Plane within the Card

Control Logic as shown in Figure 3 The Card Con-

trol Logic interfaces the PCMCIA connector and the

internal flash memory array and performs address

decoding and data control

Attribute Memory Plane

accessible with

REG (pin 61) e VIL

290434 – 2

INTEL

Performance Enhancement Register

PCMCIA

Defined in PCMCIA Release 20

Figure 3 Component Management Registers Allow SW Control of Components within Card

IMC010FLSA Datasheet(PDF) 7 Page - Intel Corporation

IMC010FLSA Datasheet(HTML) 7 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

Datasheet Download

Link URL