| Electronic Components Datasheet Search |
|
DLPC900ZPC Datasheet(PDF) 17 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DLPC900ZPC Datasheet(HTML) 17 Page - Texas Instruments |
|
17 / 72 page ![]() DLPC900 www.ti.com DLPS037A – OCTOBER 2014 – REVISED AUGUST 2015 Reserved Pin Functions (continued) PIN I/O I/O TYPE CLK SYSTEM DESCRIPTION POWER NAME NUMBER B2 RESERVED_D3 D3 VDD33 N/A Reserved. Should be left unconnected. D B2 RESERVED_C2 C2 VDD33 N/A Reserved. Should be left unconnected. D B2 RESERVED_A4 A4 VDD33 N/A Reserved. Should be left unconnected. D B2 RESERVED_B5 B5 VDD33 N/A Reserved. Should be left unconnected. D B2 RESERVED_C6 C6 VDD33 N/A Reserved. Should be left unconnected. D B2 RESERVED_A5 A5 VDD33 N/A Reserved. Should be left unconnected. D B2 RESERVED_D7 D7 VDD33 N/A Reserved. Should be left unconnected. D Power and Ground Pin Functions PIN I/O TYPE DESCRIPTION NAME NUMBER F20, F17, F11, F8, L21, R21, Y21, VDD33 PWR 3.3-V I/O power AA19, AA16, AA10, AA7 C1, F5, G6, K6, M5, P5, T5, 1.8-V internal DRAMVDD and LVDSAVD I/O power VDD18 W6, AA5, AE1, H5, N6, T6, PWR (To shut this power down in a system low-power mode, see the System Power-Up Sequence.) AA13, U21, P21, H21, F14 F19, F16, F13, F10, F7, H6, L6, P6, U6, Y6, AA8, AA11, AA14, AA17, VDDC PWR 1.15-V core power AA20, W21, T21, N21, K21, G21, L11, T11, T16, L16 1.15-V DMD clock generator PLL PLLD_VDD L22 PWR Digital power 1.15-V DMD clock generator PLL PLLD_VSS L23 GND Digital GND 1.8-V DMD clock generator PLL PLLD_VAD K25 PWR Analog power 1.8-V DMD clock generator PLL PLLD_VAS K26 GND Analog GND 1.15-V master-LS clock generator PLL PLLM1_VDD L26 PWR Digital power 1.15-V master-LS clock generator PLL PLLM1_VSS M22 GND Digital GND 1.8-V master-LS clock generator PLL PLLM1_VAD L24 PWR Analog power 1.8-V master-LS clock generator PLL PLLM1_VAS L25 GND Analog GND 1.15-V master-HS clock generator PLL PLLM2_VDD P23 PWR Digital power 1.15-V master-HS clock generator PLL PLLM2_VSS P24 GND Digital GND 1.8-V master-HS clock generator PLL PLLM2_VAD R25 PWR Analog power 1.8-V master-HS clock generator PLL PLLM2_VAS R26 GND Analog GND 1.15-V video-2X clock generator PLL PLLS_VAD R23 PWR Analog power Copyright © 2014–2015, Texas Instruments Incorporated Submit Documentation Feedback 17 Product Folder Links: DLPC900 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |