Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DLPC900ZPC Datasheet(PDF) 29 Page - Texas Instruments

Part # DLPC900ZPC
Description  Digital Controller for Advanced Light Control
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DLPC900ZPC Datasheet(HTML) 29 Page - Texas Instruments

Back Button DLPC900ZPC Datasheet HTML 25Page - Texas Instruments DLPC900ZPC Datasheet HTML 26Page - Texas Instruments DLPC900ZPC Datasheet HTML 27Page - Texas Instruments DLPC900ZPC Datasheet HTML 28Page - Texas Instruments DLPC900ZPC Datasheet HTML 29Page - Texas Instruments DLPC900ZPC Datasheet HTML 30Page - Texas Instruments DLPC900ZPC Datasheet HTML 31Page - Texas Instruments DLPC900ZPC Datasheet HTML 32Page - Texas Instruments DLPC900ZPC Datasheet HTML 33Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 72 page
background image
DLPC900
www.ti.com
DLPS037A – OCTOBER 2014 – REVISED AUGUST 2015
6.11 Port 1 and 2 Input Pixel Interface Timing Requirements
MIN
MAX
UNIT
ƒclock
Clock frequency, P_CLK1, P_CLK2, P_CLK3 (24-bit bus (1))
12
175
MHz
Clock frequency, P_CLK1, P_CLK2, P_CLK3 (48-bit bus (1)) See Two Pixels Per Clock
ƒclock
12
141
MHz
(48-bit Bus) Timing Requirements .
tc
Cycle time, P_CLK1, P_CLK2, P_CLK3
5.714
83.33
ns
tw(H)
Pulse duration, high
50% to 50% reference points (signal)
2.3
ns
tw(L)
Pulse duration, low
50% to 50% reference points (signal)
2.3
ns
Clock period jitter P_CLK1, P_CLK2, P_CLK3
tjp
(that is, the deviation in period from ideal
Max fclock
See (2)
ps
period)
Transition time, tt = tf / tr , P_CLK1, P_CLK2,
tt
20% to 80% reference points (signal)
0.6
2.0
ns
P_CLK3
Transition time, tt = tf / tr, P1_A(9:0),
tt
P1_B(9:0) , P1_C(9:0), P1_HSYNC,
20% to 80% reference points (signal)
0.6
3.0
ns
P1_VSYNC, P1_DATEN
tt
Transition time, tt = tf / tr
20% to 80% reference points (signal)
0.6
3.0
ns
tsu
Setup time, P1_A(9:0), valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P1_A(9:0), valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tsu
Setup time, P1_B(9:0), valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P1_B(9:0), valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tsu
Setup time, P1_C(9:0), valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P1_C(9:0), valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tsu
Setup time, P1_VSYNC, valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P1_VSYNC, valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tsu
Setup time, P1_HSYNC, valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P1_HSYNC, valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tsu
Setup time, P2_A(9:0), valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P2_A(9:0), valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tsu
Setup time, P2_B(9:0), valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P2_B(9:0), valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tsu
Setup time, P2_C(9:0), valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P2_C(9:0), valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tsu
Setup time, P2_VSYNC, valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P2_VSYNC, valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tsu
Setup time, P2_HSYNC, valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P2_HSYNC, valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tsu
Setup time, P_DATEN1, valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P_DATEN1, valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tsu
Setup time, P_DATEN2, valid before P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
th
Hold time, P_DATEN2, valid after P_CLK1, P_CLK2, or P_CLK3.
0.8
ns
tw(A)
VSYNC active pulse duration
1
Video line
Pixel
tw(A)
HSYNC active pulse duration
16
clocks
(1)
Ports 1 and 2 are both 30-bit buses, but only 24-bits are used
(2)
For frequencies (ƒclock) less than 175 MHz, use the following formula to obtain the jitter: Max clock jitter = ± [(1 / ƒclock) – 5414 ps].
Copyright © 2014–2015, Texas Instruments Incorporated
Submit Documentation Feedback
29
Product Folder Links: DLPC900



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com