DLPC900ZPC datasheet(15/72 Pages) TI1

15 / 72 page

DLPC900

www.ti.com

DLPS037A – OCTOBER 2014 – REVISED AUGUST 2015

LED Control Pin Functions (continued)

PIN (1)

I/O

I/O TYPE

CLK SYSTEM

DESCRIPTION

POWER

NAME

NUMBER

BLU_LED_EN

D24

VDD33

Async

Blue LED enable signal.

GRN_LED_EN

C25

VDD33

Async

Green LED enable signal.

RED_LED_EN

B26

VDD33

Async

Red LED enable signal.

Two Controller Support Pin Functions

I/O

I/O TYPE

CLK SYSTEM

DESCRIPTION (1)

POWER

NAME

NUMBER

Sequence sync. This signal must be connected between the

master and slave controller in a two controller configuration.

SEQ_SYNC

AB9

VDD33

Async

Do not leave unconnected. This pin requires an external 10-

Ω pullup resistor.

This signal is used by the master controller to communicate

SSP0_CSZ4_SLV

U26

VDD33

SSP0_CLK

with the slave controller over the SSP interface. This pin

requires an external 4.7-k

Ω pullup resistor

FSD12_OUTPUT

T23

VDD33

Async

This pin must be connected to DA_SYNC_INPUT (2)

DA_SYNC_INPUT

R22

VDD33

Async

This pin must be connected to FSD12_OUTPUT (3)

This signal must be connected between the master and

slave controller in a two controller configuration. The slave

SLV_CTRL_PRST

V25

VDD33

Async

controller will pull this signal high to inform the master

controller that it is present and ready. This pin requires an

external 10-k

Ω pulldown resistor. Do not leave unconnected.

When this pin is high, the controller operates as the master

CTRL_MODE_CF

controller. When this pin is low the controller operates as the

V26

VDD33

Async

slave controller. Use an external 4.7-k

Ω pullup or pulldown

resistor to identify the controller. Do not leave unconnected.

(1)

Refer to the Typical Single Controller Chipset and the Typical Two Controller Chipset for a description between a one controller and a

two controller configuration.

(2)

The FSD12_OUTPUT of the slave controller must be left unconnected.

(3)

The DA_SYNC_INPUT of the slave controller must be connected to the FSD12_OUTPUT of the master controller.

Reserved Pin Functions

I/O

I/O TYPE

CLK SYSTEM

DESCRIPTION

POWER

NAME

NUMBER

Reserved. This pin requires an external 4.7-k

Ω pullup

AFE_ARSTZ

AC12

VDD33

Async

resistor.

RESERVED_AD12

AD12

VDD33

N/A

Reserved. Should be left unconnected.

AFE_IRQ

AB13

VDD33

I 4

Async

Reserved. Should be left unconnected.

RESERVED_AF11

AF11

VDD33

N/A

Reserved. Should be left unconnected.

RESERVED_AD11

AD11

VDD33

N/A

Reserved. Should be left unconnected.

RESERVED_AE11

AE11

VDD33

N/A

Reserved. Should be left unconnected.

Reserved. This pin requires an external 10-k

Ω pullup

RESERVED_AE8

AE8

VDD33

N/A

resistor.

RESERVED_AD8

AD8

VDD33

N/A

Reserved. Should be left unconnected.

RESERVED_AC9

AC9

VDD33

N/A

Reserved. Should be left unconnected.

Reserved. This pin Requires an external 10-k

Ω pulldown

RESERVED_AF8

AF8

VDD33

N/A

resistor.

RESERVED_E3

VDD33

N/A

Reserved. Should be left unconnected.

RESERVED_AB10

AB10

VDD33

N/A

Reserved. Should be left unconnected.

RESERVED_AD9

AD9

VDD33

N/A

Reserved. Should be left unconnected.

RESERVED_AE9

AE9

VDD33

N/A

Reserved. Should be left unconnected.

RESERVED_AF9

AF9

VDD33

N/A

Reserved. Should be left unconnected.

RESERVED_AB11

AB11

VDD33

N/A

Reserved. Should be left unconnected.

Submit Documentation Feedback

Product Folder Links: DLPC900

DLPC900ZPC Datasheet(PDF) 15 Page - Texas Instruments

DLPC900ZPC Datasheet(HTML) 15 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Datasheet Download

Link URL