Electronic Components Datasheet Search
  English  ▼

X  

LAN8820I Datasheet(PDF) 36 Page - Microchip Technology

Part # LAN8820I
Description  RGMII 10/100/1000 Ethernet Transceiver
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN8820I Datasheet(HTML) 36 Page - Microchip Technology

Back Button LAN8820I Datasheet HTML 32Page - Microchip Technology LAN8820I Datasheet HTML 33Page - Microchip Technology LAN8820I Datasheet HTML 34Page - Microchip Technology LAN8820I Datasheet HTML 35Page - Microchip Technology LAN8820I Datasheet HTML 36Page - Microchip Technology LAN8820I Datasheet HTML 37Page - Microchip Technology LAN8820I Datasheet HTML 38Page - Microchip Technology LAN8820I Datasheet HTML 39Page - Microchip Technology LAN8820I Datasheet HTML 40Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 83 page
background image
LAN8820/LAN8820I
DS00001871B-page 36
 2009-2015 Microchip Technology Inc.
4.2.1
BASIC CONTROL REGISTER
Note 4-1
The default is determined by the CONFIG[3:2] pins as described in Section 3.8.1.2.3, "Configuration
Bits Impacted by the Mode of Operation," on page 26“
Index (In Decimal): 0
Size:
16 bits
Bits
Description
Type
Default
15
PHY Soft Reset (RESET)
1 = PHY software reset. This bit is self-clearing. When setting this bit, do not
set other bits in this register. The configuration is set from the register bit
values as described in Section 3.6.2, "Software Reset," on page 22.
Note:
The PHY will be in the normal mode after a PHY software reset.
R/W
SC
0b
14
Loopback
0 = normal operation
1 = loopback mode
R/W
0b
13
Speed Select[0]
Together with Speed Select[1], sets speed per the following table:
[Speed Select1][Speed Select 0]
00 = 10Mbps
01 = 100Mbps
10 = 1000Mbps
11 = Reserved
Note:
Ignored if the Auto-Negotiation Enable bit of this register is 1.
R/W
Note 4-1
12
Auto-Negotiation Enable
0 = disable auto-negotiate process
1 = enable auto-negotiate process (overrides the Speed Select[0], Speed
Select[1], and Duplex Mode bits of this register)
R/W
Note 4-1
11
Power Down
0 = normal operation
1 = General power down mode
Note:
Auto-Negotiation Enable must be cleared before setting this bit.
R/W
0b
10
Isolate
0 = normal operation
1 = electrical isolation of PHY from RGMII
R/W
0b
9
Restart Auto-Negotiate
0 = normal operation
1 = restart auto-negotiate process
Note:
Bit is self-clearing.
R/W
SC
0b
8
Duplex Mode
0 = half duplex
1 = full duplex
Note:
Ignored if the Auto-Negotiation Enable bit of this register is 1.
R/W
Note 4-1
7
RESERVED
RO
-
6
Speed Select[1]
See description for Speed Select[0] for details.
RO
Note 4-1
5:0
RESERVED
RO
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com