Electronic Components Datasheet Search
  English  ▼

X  

VX6854LC Datasheet(PDF) 23 Page - STMicroelectronics

Part # VX6854LC
Description  QXGA EDOF camera module
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VX6854LC Datasheet(HTML) 23 Page - STMicroelectronics

Back Button VX6854LC Datasheet HTML 19Page - STMicroelectronics VX6854LC Datasheet HTML 20Page - STMicroelectronics VX6854LC Datasheet HTML 21Page - STMicroelectronics VX6854LC Datasheet HTML 22Page - STMicroelectronics VX6854LC Datasheet HTML 23Page - STMicroelectronics VX6854LC Datasheet HTML 24Page - STMicroelectronics VX6854LC Datasheet HTML 25Page - STMicroelectronics VX6854LC Datasheet HTML 26Page - STMicroelectronics VX6854LC Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 114 page
background image
DocID027110 Rev 2
23/114
VX6854LC
Functional description
69
3.4.2
Power-down procedure
Table 9. Power-down sequence timing constraints for CSI2 communications
Symbol
Parameter
Min.
Max.
Units
t8
Last I2C transaction to MIPI frame
end(1)
1.
The whole power down sequence is triggered by the CCI power down request, however the power down
sequence will only start after the end of the frame when all active data are consumed on CSI-2 DN/DP
pins. When this is done, the CSI-2 DN/DP signals enter LP11. The CSI-2 clock will enter LP11 with a delay
of 5us (corresponding to Tclk_post + Tclk_trail) compared to DN/DP pins. The device is then
SW_STANDBY and will enter LP00 and stay in Ultra Low power mode.
-
1 frame
t9
Minimum EXTCLK cycles required
after last I2C transaction or MIPI
frame end(2)
2.
After the last frame completion, the gated clock needs to be kept for 512 cycles at least so the system can
enter Ultra Low power state. After the system enters ULPS mode, you can keep or stop the EXTCLK.
512
-
clock cycles
t10
Last I2C transaction or MIPI frame
end to XSHUTDOWN failling(3)
3.
Note: XSHUTDOWN can be asserted at any time. This immediately removes the core-supply, causing the
POR to trigger and reset all the digital logic and macros - it does not depend on the presence of the clock.
When XSHUTDOWN is asserted, the clock can be running or not - it does not matter.
t8+t9
-
t11
XSHUTDOWN to VANA/VDIG
falling
XSHUTDOWN must fall at the
same time as, or earlier than, both
power supplies (VDIG and VANA)
t12
VANA to VDIG or VDIG to VANA
falling
VANA and VDIG may fall in any
order, the rising separation can
vary from 0 ns to indefinite



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com