| Electronic Components Datasheet Search |
|
MPD784036 Datasheet(PDF) 67 Page - NEC |
|
|
|||||||||||||||||||||||||||||
MPD784036 Datasheet(HTML) 67 Page - NEC |
|
67 / 90 page ![]() µPD784031 67 Parameter Serial clock cycle time (SCK1, SCK2) Serial clock low-level width (SCK1, SCK2) Serial clock high-level width (SCK1, SCK2) Setup time for SI1 and SI2 (to SCK1, SCK2 ↑) Hold time for SI1 and SI2 (to SCK1, SCK2 ↑) Output delay time for SO1 and SO2 (to SCK1, SCK2 ↓) Output hold time for SO1 and SO2 (to SCK1, SCK2 ↑) (2) IOE1, IOE2 Remarks 1. The values in this table are those when CL is 100 pF. 2. T: Serial clock cycle set by software. The minimum value is 16/fXX. (3) UART, UART2 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns MIN. 250 500 T 85 210 0.5T - 40 85 210 0.5T - 40 40 40 0 0.5tCYSK1 - 40 MAX. 50 Symbol tCYSK1 tWSKL1 tWSKH1 tSSSK1 tHSSK1 tDSOSK tHSOSK Conditions Input VDD = +5.0 V ± 10 % Output Internal, divided by 16 Input VDD = +5.0 V ± 10 % Output Internal, divided by 16 Input VDD = +5.0 V ± 10 % Output Internal, divided by 16 When data is transferred Unit ns ns ns ns ns ns Parameter ASCK clock input cycle time ASCK clock low-level width ASCK clock high-level width Symbol tCYASK tWASKL tWASKH MIN. 125 250 52.5 85 52.5 85 MAX. Conditions VDD = +5.0 V ± 10 % VDD = +5.0 V ± 10 % VDD = +5.0 V ± 10 % |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |