TSC2102IDA datasheet(31/54 Pages) TI

31 / 54 page

TSC2102

SLAS379A− APRIL 2003 − REVISED JUNE 2004

www.ti.com

TSC2102 CONTROL REGISTERS

This section describes each of the registers shown in the memory map of Table 3. The registers are grouped according

to the function they control. In the TSC2102, bits in control registers can refer to slightly different functions depending upon

whether you are reading the register or writing to the register.

TSC2102 Data Registers (Page 0)

The data registers of the TSC2102 hold data results from conversion performed by the touch screen ADC. All of these

registers default to 0000H upon reset. These registers are read only.

X, Y, Z1, Z2, BAT1, BAT2, AUX, TEMP1 and TEMP2 Registers

The results of all A/D conversions are placed in the appropriate data register. The data format of the result word, R, of these

registers is right-justified, as follows:

BIT 15

MSB

BIT 14

BIT 13

BIT 12

BIT 11

BIT 10

BIT 9

BIT 8

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

LSB

R11

MSB

R10

LSB

PAGE 1 CONTROL REGISTER MAP

BIT

NAME

READ/

WRITE

RESET VALUE

FUNCTION

D15

PSTCM

R/W

0(for read status)

0(for write status)

Pen Status/Control Mode.

READ

0 => There is no screen touch (default)

1 => The pen is down

WRITE

0 => Host controlled touch screen conversions(default).

1=> TSC2102 controlled touch screen conversions.

D14

ADST

R/W

1(for read status)

0(for write status)

A/D Status.

READ

0 => ADC is busy

1 => ADC is not busy (default)

WRITE

0 => Normal mode. (default)

1 => Stop conversion and power down. Power down happens immediately

TSC2102IDA Datasheet(PDF) 31 Page - Texas Instruments

TSC2102IDA Datasheet(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL