| Electronic Components Datasheet Search |
|
AD9726 Datasheet(PDF) 9 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9726 Datasheet(HTML) 9 Page - Analog Devices |
|
9 / 24 page ![]() AD9726 Rev. A | Page 9 of 24 Pin No. Mnemonic Description 43 DB4− Data Bit 4 Complement 44 DB3+ Data Bit 3 True 45 DB3− Data Bit 3 Complement 46 DB2+ Data Bit 2 True 47 DB2− Data Bit 2 Complement 48 DB1+ Data Bit 1 True 49 DB1− Data Bit 1 Complement 50 DB0+ Data Bit 0 True 51 DB0− Data Bit 0 Complement 52 DVDD Digital Supply Voltage 53 DGND Digital Supply Common 54 SDO (SYNCALRM) SPI Data Output (SYNCALRM)2 55 SDIO SPI Data Input/Output3 56 SCLK (SYNCUPD) SPI Clock Input (SYNCUPD)4 57 CSB SPI Chip Select Bar (Active Low) 58 RESET Hardware Reset (Active High) 59 REFIO Internal Reference Input/Output5 60 FSADJ Output Current Full-Scale Adjust6 61 SDR_EN Single Data Rate Mode Enable7 62 ADVDD Analog Supply Voltage 63 ADGND Analog Supply Common 64 ACVDD Analog Supply Voltage 65 ACGND Analog Supply Common Pin No. Mnemonic Description 66 AVDD2 Analog Supply Voltage 67 AGND2 Analog Supply Common 68 AVDD1 Analog Supply Voltage 69 AGND1 Analog Supply Common 70 IOUTB Analog Current Output Complement 71 IOUTA Analog Current Output True 72 AGND1 Analog Supply Common 73 AVDD1 Analog Supply Voltage 74 AGND2 Analog Supply Common 75 AVDD2 Analog Supply Voltage 76 ACGND Analog Supply Common 77 ACVDD Analog Supply Voltage 78 ADGND Analog Supply Common 79 ADVDD Analog Supply Voltage 80 SPI_DIS Serial Port Interface Disable8 1 Nominally 1 kΩ to DBGND (may be omitted if data clock output is unused). 2 SDO is output in 4-wire SPI mode and three-state in 3-wire SPI mode. If SPI is disabled (SPI_DIS = ADVDD), alternate pin function is SYNCALRM output. 3 SDIO is input only in 4-wire SPI mode and bidirectional in 3-wire SPI mode. 4 If SPI is disabled (SPI_DIS = ADVDD), alternate pin function is SYNCUPD. 5 Bypass with 0.1 µF to AGND1. Use buffer amp to drive external circuitry. Limit output current to 1 µA. Apply external reference to this pin. 6 Nominally 2 kΩ to AGND1 for 20 mA full-scale output (internal reference). 7 If SPI is disabled, tie pin to ADVDD to enable SDR. Otherwise, tie to ADGND. 8 Tie pin to ADVDD to disable SPI; otherwise, tie to ADGND. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |