DSD1791 datasheet(36/56 Pages) TI1

36 / 56 page

DSD1791

SLES072B − MARCH 2003 − REVISED NOVEMBER 2006

www.ti.com

Pin Assignment When Using the DSD Format Interface

D DSDL (pin 25): L-channel DSD data input

D DSDR (pin 24): R-channel DSD data input

D DBCK (pin 4): Bit clock (BCK) for DSD data

Requirements for System Clock

The bit clock (DBCK) for the DSD mode is required at pin 4 of the DSD1791. The frequency of the bit clock may be

N times the sampling frequency. Generally, N is 64 in DSD applications.

The interface timing between the bit clock and DSDL and DSDR is required to meet the setup and hold time

specifications shown in Figure 40.

The SCK is not necessary after the mode change to the DSD mode is done.

t = 1/(64

× 44.1 kHz)

DSDL

DSDR

DBCK

Figure 39. Normal Data Output Form From DSD Decoder

DSDL

DSDR

t(BCH)

DBCK

t(BCL)

t(BCY)

1.4 V

t(DS)

t(DH)

PARAMETER

MIN

MAX

UNITS

t(BCY) DBCK pulse cycle time

85(1)

t(BCH) DBCK high-level time

t(BCL) DBCK low-level time

t(DS)

DSDL, DSDR setup time

t(DH)

DSDL, DSDR hold time

(1) 2.8224 MHz × 4. (2.8224 MHz = 64 × 44.1 kHz. This value is specified as a

sampling rate of DSD.)

Figure 40. Timing for DSD Audio Interface

DSD1791 Datasheet(PDF) 36 Page - Texas Instruments

DSD1791 Datasheet(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL