Electronic Components Datasheet Search
  English  ▼

X  

GC5016 Datasheet(PDF) 20 Page - Texas Instruments

Part # GC5016
Description  WIDEBAND QUAD DIGITAL DOWN CONVERTER/ UP CONVERTER
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

GC5016 Datasheet(HTML) 20 Page - Texas Instruments

Back Button GC5016 Datasheet HTML 16Page - Texas Instruments GC5016 Datasheet HTML 17Page - Texas Instruments GC5016 Datasheet HTML 18Page - Texas Instruments GC5016 Datasheet HTML 19Page - Texas Instruments GC5016 Datasheet HTML 20Page - Texas Instruments GC5016 Datasheet HTML 21Page - Texas Instruments GC5016 Datasheet HTML 22Page - Texas Instruments GC5016 Datasheet HTML 23Page - Texas Instruments GC5016 Datasheet HTML 24Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 88 page
background image
GC5016
SLWS142G − JANUARY 2003 − REVISED NOVEMBER 2005
www.ti.com
20
D An input swap RAM
D 15 common-programmed FIR filter cells
D A special 16th FIR end cell, and back-end control RAM
D A common control and address generator
D Accumulator logic
D An output gain shift, round, and limit block
Each PFIR can process real or complex data.
Clock
Generator
CICsync
CKmaster
Fck
16x18-Bit
Tap Delay Ram
16x16-Bit
Coef
RAM
18
16
18
18
38
PFIR Filter
Cell #1
Accumulator
42
20
PFIR Filter
Cell #16
Control
Data
Out
Data In
Control and
Address
Generator
• • •
• • •
• • •
16x18-Bit
Tap Delay Ram
34
Figure 10. Programmable Filter Block Diagram
Each FIR cell contains:
D A forward 16x18-bit (16 words with 18-bit width) tap delay RAM
D A backward 16 x 18-bit tap delay RAM (used for symmetric filters)
D A pre-adder with 18-bit output (limits the data to 17-bits when using forward and reverse RAMs with symmetric
filters)
D A 16x16-bit filter coefficient RAM
D A 16-bit x 18-bit (delay and coefficient) multiplier
D A 38-bit sum chain_adder
The output of the sum chain adder in cell # 1 is sent to a 42 bit accumulator. The accumulator output is then shifted
0−7 bits, rounded and limited. The 20-bit accumulator output is sent to the gain section.
The PFIR sections can be programmed independently for each channel.
The filter coefficients can be arranged in banks, allowing the user to change between multiple filter sets rapidly and
synchronously. Two sets of coefficients might be used in an adaptive application. While one set of FIR coefficients
is being used ,the other set is being updated over the control port.
The filter computes 16 taps (32 if symmetric) per clock cycle. The number of clocks available per output sample is



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com