| Electronic Components Datasheet Search |
|
PM5347 Datasheet(PDF) 262 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM5347 Datasheet(HTML) 262 Page - PMC-Sierra, Inc |
|
262 / 302 page ![]() PM5347 S/UNI-PLUS DATA SHEET PMC-941033 ISSUE 6 SATURN USER NETWORK INTERFACE PLUS PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE 246 Figure 28 - Transport Overhead Data Link Clock and Data Insertion TLDCLK approx. 2 MHz DLCLK bursts TLDCLK TLD B2 B1 B3 B4 B5 B6 B7 B8 B2 B1 B3 B4 B5 B6 B7 B8 B2 B1 B3 B4 B5 B6 B7 B8 TLD TSDCLK B1 TSD B2 B3 B4 B5 B6 B7 B8 B1 B2 B3 B4 B5 B6 B7 B8 B1 B2 B3 B4 B5 B6 B7 B8 125 µs The Transport Overhead Data Link Clock and Data Insertion timing diagram (Figure 28) shows the relationship between the TSD, and TLD serial data inputs, and their associated clocks, TSDCLK and TLDCLK respectively. TSDCLK is a 216 kHz, 50% duty cycle clock that is gapped to produce a 192 kHz nominal rate. TLDCLK is a 2.16 MHz, 67%(high)/33%(low) duty cycle clock that is gapped to produce a 576 kHz nominal rate. TSD (TLD) is sampled on the rising TSDCLK (TLDCLK) edge. The D1-D3, and D4-D12 bytes shifted into the S/UNI- PLUS in the frame shown are inserted in the corresponding transport overhead channels in the following frame. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |