Electronic Components Datasheet Search
  English  ▼

X  

PM5347 Datasheet(PDF) 126 Page - PMC-Sierra, Inc

Part # PM5347
Description  SATURN USER NETWORK INTERFACE PLUS
PDF  302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5347 Datasheet(HTML) 126 Page - PMC-Sierra, Inc

Back Button PM5347 Datasheet HTML 122Page - PMC-Sierra, Inc PM5347 Datasheet HTML 123Page - PMC-Sierra, Inc PM5347 Datasheet HTML 124Page - PMC-Sierra, Inc PM5347 Datasheet HTML 125Page - PMC-Sierra, Inc PM5347 Datasheet HTML 126Page - PMC-Sierra, Inc PM5347 Datasheet HTML 127Page - PMC-Sierra, Inc PM5347 Datasheet HTML 128Page - PMC-Sierra, Inc PM5347 Datasheet HTML 129Page - PMC-Sierra, Inc PM5347 Datasheet HTML 130Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 302 page
background image
PM5347 S/UNI-PLUS
DATA SHEET
PMC-941033
ISSUE 6
SATURN USER NETWORK INTERFACE PLUS
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
110
Register 0x18: RLOP Control/Status
Bit
Type
Function
Default
Bit 7
R/W
BIPWORD
0
Bit 6
R/W
ALLONES
0
Bit 5
R/W
AISDET
0
Bit 4
R/W
LRDIDET
0
Bit 3
R/W
FEBEGEN
0
Bit 2
Unused
X
Bit 1
R
LAISV
X
Bit 0
R
LRDIV
X
LRDIV:
The LRDIV bit is read to determine the remote defect indication state. When
LRDIV is a logic one, the S/UNI-PLUS has declared line RDI.
LAISV:
The LAISV bit is read to determine the line AIS state. When LAISV is a logic
one, the S/UNI-PLUS has declared line AIS.
FEBEGEN:
The FEBEGEN bit controls the indication of B2 errors reported to the TLOP
block for insertion as FEBEs. When FEBEGEN is a logic one, a single FEBE
is indicated each frame whenever one or more B2 errors occur during that
frame. When FEBEGEN is a logic zero, a single FEBE is indicated for each
B2 bit error that occurs during that frame (maximum of 24 FEBEs per frame
for STS-3c/STM-1). The accumulation of B2 error events functions
independently and is controlled by the BIPWORD register bit.
LRDIDET:
The LRDIDET bit determines the line RDI alarm detection algorithm. When
LRDIDET is a logic one, line RDI is declared when a 110 binary pattern is
detected in bits 6, 7, and 8 of the K2 byte for three consecutive frames. When
LRDIDET is a logic zero, line RDI is declared when a 110 binary pattern is
detected in bits 6, 7, and 8 of the K2 byte for five consecutive frames.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com