TUSB422 datasheet(59/71 Pages) TI1

59 / 71 page

TUSB422

www.ti.com

SLLSEW6 – NOVEMBER 2016

Product Folder Links: TUSB422

Submit Documentation Feedback

7.6.64 OTSD Control Register (address = 0x99) [reset = 0x00]

Figure 72. OTSD Control Register

Reserved

OTSD_RAW_S

TATUS

Reserved

OTSD_EN

LEGEND: R/W = Read/Write; R = Read only

Table 69. OTSD Control Register Descriptions

Bit

Field

Type

Reset

Description

7:5

Reserved

OTSD_RAW_STATUS

This field represents the raw status of the OTSD.

3:1

Reserved

OTSD_EN

0b: Disabled

1b: Enabled

7.6.65 LFO Timer Low Register (address = 0xA0) [reset = 0x00]

The value programmed into 16-bit LFP timer will not get applied until LFO Timer High register is written. The

value of this register will always return the value written to it; and therefore, after the timer is enabled this register

will not reflect the actual LFP timer value.

Figure 73. LFO Timer Low Register

LFO_TIMER_LO

LEGEND: R/W = Read/Write; R = Read only

Table 70. LFO Timer Low Register Descriptions

Bit

Field

Type

Reset

Description

7:0

LFO_TIMER_LO

0x00

Lower 8-bits of the 16-bit LFO Timer. When LFO timer is set to a

non-zero value, the timer is enabled and start counting to zero.

Upon reaching zero, the LFO_TIMER_STAT flag is set. Timer

can be disabled by programming LFP_TIMER to zero. LSB is

1000 µs.

TUSB422 Datasheet(PDF) 59 Page - Texas Instruments

TUSB422 Datasheet(HTML) 59 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL