LH155BA datasheet(27/51 Pages) SHARP

27 / 51 page

LH155BA

The LH155BA has a lot of commands, as shown in

the list of commands, and each command is

explained in detail as follows.

Data codes and command codes are defined as

follows and the execution of commands must be

made in the chip selection state (CSB = "L").

(For example X address)

Command Codes

* RS = "0" : RAM data access (Refer to Sections 4.2. and 4.3..)

RS = "1" : Register access (Refer to Sections 4.4. through 4.17..)

The undefined command codes are inhibited.

The display RAM data of 8-bit are written in the

designated X and Y addresses.

4.2. Data Write to Display RAM

The 8-bit contents of display RAM designated in X

and Y addresses are read out.

Immediately after data are set in X and Y

addresses, dummy read is necessary one time.

4.3. Data Read to Display RAM

AX0

AX1

AX2

AX3

Data Codes

CSB

Display RAM Write Data

Display RAM Read Data

RDB

WRB

0010

CSB

RDB

WRB

0100

(At the time of reset : AX3 to AX0 = 0H, read address : 0H)

4.4. X Address Register Set

Addresses of display RAM's X direction are set.

The values of AX3 to AX0 are usable up to 00H-

0FH, but 10H-FFH are inhibited. When the register

setting of SEG output normal/reverse is REF = "0",

the data of AX3 to AX0 are addressed to display

RAM as they are.

When REF = "1", the data of 0FH-(AX3 to AX0)H

are addressed to the display RAM.

AX3

AX2

AX1

AX0

CSB

RDB

WRB

1010

LH155BA Datasheet(PDF) 27 Page - Sharp Corporation

LH155BA Datasheet(HTML) 27 Page - Sharp Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Datasheet Download

Link URL