Electronic Components Datasheet Search
  English  ▼

X  

AM79C970 Datasheet(PDF) 128 Page - Advanced Micro Devices

Part # AM79C970
Description  PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C970 Datasheet(HTML) 128 Page - Advanced Micro Devices

Back Button AM79C970 Datasheet HTML 124Page - Advanced Micro Devices AM79C970 Datasheet HTML 125Page - Advanced Micro Devices AM79C970 Datasheet HTML 126Page - Advanced Micro Devices AM79C970 Datasheet HTML 127Page - Advanced Micro Devices AM79C970 Datasheet HTML 128Page - Advanced Micro Devices AM79C970 Datasheet HTML 129Page - Advanced Micro Devices AM79C970 Datasheet HTML 130Page - Advanced Micro Devices AM79C970 Datasheet HTML 131Page - Advanced Micro Devices AM79C970 Datasheet HTML 132Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 168 page
background image
P R E L I M I N A R Y
AMD
1-995
Am79C970
(Am7990). This function differs
from the ILACC function for this
bit.
NO_FCS
NO_FCS dynamically controls
the generation of FCS on a frame
by frame basis. It is valid only if
the
ENP
bit
is
set.
When
NO_FCS is set, the state of
DXMTFCS is ignored and trans-
mitter FCS generation is deacti-
vated. When NO_FCS = 0, FCS
generation
is
controlled
by
DXMTFCS. NO_FCS is set by
the host, and unchanged by the
PCnet-PCI controller. This was a
reserved
bit
in
the
LANCE
(Am7990). This function is iden-
tical to the ILACC function for this
bit
28
MORE
MORE indicates that more than
one re-try was needed to trans-
mit a frame. The value of MORE
is written by the PCnet-PCI con-
troller. This bit has meaning only
if the ENP bit is set. ONE, MORE,
and
RTRY
are
mutually
exclusive.
27
ONE
ONE indicates that exactly one
re-try was needed to transmit a
frame. ONE flag is not valid when
LCOL is set. The value of the
ONE bit is written by the PCnet-
PCI controller. This bit has mean-
ing only if the ENP bit is set.
ONE, MORE, and RTRY are mu-
tually exclusive.
26
DEF
DEFERRED indicates that the
PCnet-PCI controller had to de-
fer while trying to transmit a
frame. This condition occurs if
the channel is busy when the
PCnet-PCI controller is ready to
transmit. DEF is set by the
PCnet-PCI
controller
and
cleared by the host.
25
STP
START OF PACKET indicates
that this is the first buffer to be
used by the PCnet-PCI controller
for this frame. It is used for data
chaining buffers. The STP bit
must be set in the first buffer of
the frame, or the PCnet-PCI con-
troller will skip over the descriptor
and poll the next descriptor(s)
until the OWN and STP bits
are set.
STP is set by the host and un-
changed
by
the
PCnet-PCI
controller.
24
ENP
END OF PACKET indicates that
this is the last buffer to be used by
the PCnet-PCI controller for this
frame. It is used for data chaining
buffers. If both STP and ENP are
set, the frame fits into one buffer
and there is no data chaining.
ENP is set by the host and un-
changed
by
the
PCnet-PCI
controller.
23–16
RES
Reserved locations.
15–12 ONES
MUST BE ONES. This field is
written by the host and un-
changed
by
the
PCnet-PCI
controller.
11–00 BCNT
BUFFER BYTE COUNT is the
usable
length
of
the
buffer
pointed to by this descriptor, ex-
pressed as the two’s comple-
ment of the length of the buffer.
This is the number of bytes from
this buffer that will be transmitted
by the PCnet-PCI controller. This
field is written by the host and un-
changed by the PCnet-PCI con-
troller. There are no minimum
buffer size restrictions.
TMD2
Bit
Name
Description
31
BUFF
BUFFER ERROR is set by the
PCnet-PCI
controller
during
transmission when the PCnet-32
controller does not find the ENP
flag in the current buffer and does
not own the next buffer. This can
occur in either of two ways:
1.
The OWN bit of the next
buffer is ZERO.
2.
FIFO underflow occurred
before the PCnet-PCI
controller obtained the
STATUS byte
(TMD1[31:24]) of the next
descriptor. BUFF is set by
the PCnet-PCI controller and
cleared by the host. BUFF
error will turn off the trans-
mitter (CSR0, TXON = 0).
If a Buffer Error occurs, an Un-
derflow Error will also occur.
BUFF is not valid when LCOL or
RTRY error is set during transmit
data chaining. BUFF is set by the
PCnet-PCI
controller
and
cleared by the host.
30
UFLO
UNDERFLOW
ERROR
indi-
cates that the transmitter has
truncated a message due to data
late from memory. UFLO indi-
cates that the FIFO has emptied



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com