| Electronic Components Datasheet Search |
|
LM9627 Datasheet(PDF) 2 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LM9627 Datasheet(HTML) 2 Page - National Semiconductor (TI) |
|
2 / 37 page ![]() Confidential 2 www.national.com APS Array Vertical Horizontal Master Timer Timing Timing Row Address Gen Clock Gen POR I 2C Compatible Register Bank Row Address Decoder Reset Gen 12 Bit A/D Gain Control d[11:0] pclk hsync vsync Serial I/F sda sclk sadr Power Control pdwn snapshot extsync Controller (sequencer) irq mclk AMP Overall Chip Block Diagram Figure 1. Chip Block Diagram 7 9 10 11 12 13 14 15 16 18 17 42 40 39 38 37 36 35 34 33 31 32 sclk resetb pdwn vss_dig vdd_dig vsync pclk mclk d0 fine_i gnd fine_ctrl offset vdd_ana1 vdd_ana2 vss_ana2 6 5 4 3 2 1 48 47 46 45 NC vdd_od2 vss_od2 19 20 21 23 22 24 25 26 27 28 30 48 PIN LCC 43 8 snapshot 41 44 vref_adc 29 LM9627 hsync vss_ana1 NC Connection Diagram Ordering Information Temperature (0°C ≤ T A ≤ +50°C) NS Package LM9627 CCEA LCC |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |