Electronic Components Datasheet Search
  English  ▼

X  

ADUC831BCP Datasheet(PDF) 31 Page - Analog Devices

Part # ADUC831BCP
Description  MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADUC831BCP Datasheet(HTML) 31 Page - Analog Devices

Back Button ADUC831BCP Datasheet HTML 27Page - Analog Devices ADUC831BCP Datasheet HTML 28Page - Analog Devices ADUC831BCP Datasheet HTML 29Page - Analog Devices ADUC831BCP Datasheet HTML 30Page - Analog Devices ADUC831BCP Datasheet HTML 31Page - Analog Devices ADUC831BCP Datasheet HTML 32Page - Analog Devices ADUC831BCP Datasheet HTML 33Page - Analog Devices ADUC831BCP Datasheet HTML 34Page - Analog Devices ADUC831BCP Datasheet HTML 35Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 76 page
background image
REV. 0
ADuC831
–31–
ADuC831 Configuration SFR (CFG831)
The CFG831 SFR contains the necessary bits to configure the
internal XRAM, EPROM controller, PWM output selection
and frequency, DAC buffer, and the extended SP. By default it
configures the user into 8051 mode, i.e., extended SP is disabled,
internal XRAM is disabled.
CFG831
ADuC831 Config SFR
SFR Address
AFH
Power-On Default Value
10
*H
Bit Addressable
No
Table VIII. CFG831 SFR Bit Designations
Bit
Name
Description
7
EXSP
Extended SP Enable.
When set to “1” by the user, the stack will rollover from SPH/SP = 00FFH to 0100H.
When set to “0” by the user, the stack will roll over from SP = FFH to SP = 00H.
6
PWPO
PWM Pin Out Selection.
Set to “1” by the user = PWM output pins selected as P3.4 and P3.3.
Set to “0” by the user = PWM output pins selected as P2.6 and P2.7.
5
DBUF
DAC Output Buffer.
Set to “1” by the user = DAC. Output Buffer Bypassed.
Set to “0” by the user = DAC Output Buffer Enabled.
4
EPM2
Flash/EE Controller and PWM Clock Frequency Configuration Bits.
3
EPM1
Frequency should be configured such that Fosc/Divide Factor = 32 kHz + 50%.
2
EPM0
EPM2 EPM1 EPM0
Divide Factor
00
0
32
00
1
64
01
0
128
01
1
256
10
0
512
10
1
1024
1
RSVD
Reserved. This bit should always contain 0.
0
XRAMEN
XRAM Enable Bit.
When set to “1” the internal XRAM will be mapped into the lower 2 kBytes of the external address space.
When set to “0” the internal XRAM will not be accessible and the external data memory will be mapped
into the lower 2 kBytes of external data memory.
*Note that the Flash/EE controller bits EPM2, EPM1, EPM0 are set to their
correct values depending on the crystal frequency at power-up. The user should
not modify these bits so all instructions to the CFG831 register should use the
ORL, XRL, or ANL instructions. Value of 10H is for a 11.0592 MHz crystal.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com