Electronic Components Datasheet Search
  English  ▼

X  

VT6305 Datasheet(PDF) 19 Page - List of Unclassifed Manufacturers

Part # VT6305
Description  PCI 1394 Host Controller
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

VT6305 Datasheet(HTML) 19 Page - List of Unclassifed Manufacturers

Back Button VT6305 Datasheet HTML 15Page - List of Unclassifed Manufacturers VT6305 Datasheet HTML 16Page - List of Unclassifed Manufacturers VT6305 Datasheet HTML 17Page - List of Unclassifed Manufacturers VT6305 Datasheet HTML 18Page - List of Unclassifed Manufacturers VT6305 Datasheet HTML 19Page - List of Unclassifed Manufacturers VT6305 Datasheet HTML 20Page - List of Unclassifed Manufacturers VT6305 Datasheet HTML 21Page - List of Unclassifed Manufacturers VT6305 Datasheet HTML 22Page - List of Unclassifed Manufacturers VT6305 Datasheet HTML 23Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 35 page
background image
Revision 0.2 March 10, 2000
-14-
Register Descriptions
Technologies, Inc.
We Connect
We Connect
1394 Host Controller Memory-Space Registers
These registers occupy a 2048-byte space in system memory
(offsets 0-7FFh). This address space begins at the address
contained in the 1394 Configuration Space “Base Address
Register” (Function 0 Configuration Space Offset 10h).
All registers must be accessed as 32-bit words on 32-bit
boundaries.
Writes to reserved addresses have undefined
results
and
reads
from
reserved
addresses
return
indeterminate data. Unless specified otherwise, all register
fields default to 0 and are unchanged after a 1394 bus reset.
Some registers are designated as Set and Clear registers.
These registers are in pairs, where a read of either address
will return the current contents of the register. Data written
to the Set register address is assumed to be a bit mask where
one bits determine which bits should be set. Data written to
the Clear register address is assumed to be a bit mask where
one bits determine which bits should be cleared.
Memory Offset 0 – Version.............................................RO
7-0
Reserved
...................................... always reads 0
Memory Offset 8 – Asynchronous Transmit Retries.....RW
31-29 Second Limit ...................................................... RO
Count in Seconds (modulo 8). These bits and the
Cycle Limit bits below define a time limit for retry
attempts
when
the
outbound
dual-phase
retry
protocol is in use.
28-16 Cycle Limit ....................................................... RO
Count in Cycles (modulo 8000). These bits and the
Second Limit bits above define a time limit for retry
attempts
when
the
outbound
dual-phase
retry
protocol is in use.
15-12 Reserved
......................................always reads 0
11-8 Max Physical Response Retries .............default = 0
Specifies how many times to attempt to retry the
transmit operation for the physical response packet
when a “busy” or “ack_type_error” acknowledge is
received from the target node. This value is used
only for responses to physical requests.
7-4
Max AT Response Retries .....................default = 0
Specifies to the Asynchronous Transmit Response
subsystem how many times to attempt to retry the
transmit operation for the response packet when a
“busy” or “ack_type_error” acknowledge is received
from the target node. This value is used only for
responses sent by software via the Asynchronous
Transmit Response DMA context.
3-0
Max AT Request Retries ........................default = 0
Specifies to the Asynchronous Transmit DMA
Request subsystem how many times to attempt to
retry the transmit operation for a packet when a
“busy” or “ack_type_error” acknowledge is received
from the target node. This value is used only for
responses sent by software via the Asynchronous
Transmit Request DMA context.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com