WM8255 datasheet(12/49 Pages) CIRRUS

12 / 49 page

Production Data

WM8255

PD, Rev 4.7, August 2013

PWM TIMING

Figure 4 PWM Timing

Test Conditions

AVDD1 = 5.75V, DVDD = 3.3V, AGND = DGND = AVDD2 = 0V, TA = 25C, MCLK = 24MHz unless otherwise stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNITS

PWM LED Current Drive Control

PWM Period

tPWMPER

(CLKDIV+1) * LEDPWMPER * tPER

PWM Duty Cycle

LEDPWMDC/ LEDPWMPER

PWM Period Resolution

(CLKDIV +1) * tPER

PWM Period Range

(CLKDIV +1) * 4096 * tPER

PWM Duty Cycle Resolution

(CLKDIV +1) * tPER

PWM Duty Cycle Range

(CLKDIV +1) * 4096 * tPER

PWM Enable Coarse Adjust

tPWMMaxCount

tPWMPER*1

tPWMPER *128

LEDSTART set-up time

TLEDSU

LEDSTART hold time

TLEDH

TG set-up time

tTGSU

TG hold time

tTGH

PWM Rise / Fall Time

tPWMR /tPWMF

Minimum blank period

tBLANK

Notes:

For LED Current Drive Description refer to Page 17.

The Blank period starts on the 2

nd falling edge of MCLK after TG goes high.

CLKDIV, LEDPWMPER and LEDPWMDC are register settings. For further details see Table 10.

WM8255 Datasheet(PDF) 12 Page - Cirrus Logic

WM8255 Datasheet(HTML) 12 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL