Electronic Components Datasheet Search
  English  ▼

X  

UPD168113 Datasheet(PDF) 46 Page - NEC

Part # UPD168113
Description  MOS INTEGRATED CIRCUIT
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD168113 Datasheet(HTML) 46 Page - NEC

Back Button UPD168113 Datasheet HTML 42Page - NEC UPD168113 Datasheet HTML 43Page - NEC UPD168113 Datasheet HTML 44Page - NEC UPD168113 Datasheet HTML 45Page - NEC UPD168113 Datasheet HTML 46Page - NEC UPD168113 Datasheet HTML 47Page - NEC UPD168113 Datasheet HTML 48Page - NEC UPD168113 Datasheet HTML 49Page - NEC UPD168113 Datasheet HTML 50Page - NEC  
Zoom Inzoom in Zoom Outzoom out
 46 / 50 page
background image
Data Sheet S16423EJ2V0DS
46
µ PD168113
Figure 14
−1. Serial Command Timing Waveform
SCLK
SDATA
D0
tSETUP = 80 ns MIN.
tHOLD = 80 ns MIN.
tL-S = 200 ns MIN.
tL-S = 200 ns MIN.
Df
D1 to De
LATCH
Electrical Characteristics (Unless otherwise specified, TA = 25
°C, VDD = 3.0 V, VM = 3.0 V)
Parameter
Symbol
Condition
MIN.
TYP.
MAX.
Unit
VDD pin current in standby mode
IDD(STB)
RESETB pin: Low level
1.0
µA
VDD pin current in during operation IDD(ACT)
RESETB pin: High level
5.0
mA
High-level input current
IIH
VIN = VDD
50
µA
Low-level input current
IIL
VIN = 0 V
−1.0
µA
Input pull down resistance
RIND
50
200
k
Ω
High-level input voltage
VIH
2.7 V
≤ VDD ≤ 3.6 V
0.7 x VDD
V
Low-level input voltage
VIL
2.7 V
≤ VDD ≤ 3.6 V
0.3 x VDD
V
H-bridge on-state resistance
Ron
IM = 0.3 A, sum of upper and lower
stages
1.0
1.5
Ω
Output leakage current
Note 1
IM(off)
Per VM pin, all control pins: Low
level
1.0
µA
Low-voltage detection voltage
VDDS
1.7
2.5
V
Internal reference voltage
Note 2
VREF
450
500
550
mV
Current detection ratio
(ch1 to ch4)
Note 2
900
1000
1100
Current detection ratio (ch7)
Note 2
IM = 0.1 A, with sense resistor
(connect to FB) of 2 k
Ω
950
1050
1150
Output turn-on time
ton
RL = 20
Ω
0.02
0.5
1.0
µs
Output turn-off time
toff
0.02
0.5
1.0
µs
EXT high-level output voltage
VextH
IO =
−100
µA
0.9 x VDD
V
EXT low-level output voltage
VextL
IO = +100
µA
0.1 x VDD
V
EVRMAX voltage
EVRMAX
(D0 to D4) = (1, 1, 1, 1, 1)
Note 3
450
500
550
mV
Notes 1. This IC has a circuit that prevents current from flowing into the VM pin when VDD = 0 V.
2. The motor current accuracy varies depending on the motor actually used. With this IC, the total of the
reference voltage VREF error and the current sense circuit error is within ±10%.
3. Current setting parameter for address 3, address 4, address 7, address 8 and address C.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com