Electronic Components Datasheet Search
  English  ▼

X  

AD9628 Datasheet(PDF) 37 Page - Analog Devices

Part # AD9628
Description  1.8 V Dual Analog-to-Digital Converter
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9628 Datasheet(HTML) 37 Page - Analog Devices

Back Button AD9628 Datasheet HTML 33Page - Analog Devices AD9628 Datasheet HTML 34Page - Analog Devices AD9628 Datasheet HTML 35Page - Analog Devices AD9628 Datasheet HTML 36Page - Analog Devices AD9628 Datasheet HTML 37Page - Analog Devices AD9628 Datasheet HTML 38Page - Analog Devices AD9628 Datasheet HTML 39Page - Analog Devices AD9628 Datasheet HTML 40Page - Analog Devices AD9628 Datasheet HTML 41Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 43 page
background image
AD9628
Data Sheet
Rev. C | Page 36 of 42
MEMORY MAP REGISTER TABLE
All address and bit locations that are not included in Table 18 are not currently supported for this device.
Table 18. Memory Map Registers
Addr
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
Default
Value
(Hex)
Comments
Chip Configuration Registers
0x00
SPI port
config
(global)
Open
LSB first
Soft reset
1
1
Soft reset
LSB first
Open
0x18
The nibbles
are mirrored
so LSB-first
mode or
MSB-first
mode
registers
correctly,
regardless of
shift mode
0x01
Chip ID
(global)
8-bit chip ID[7:0]
AD9628 = 0x89
Read
only
Unique Chip
ID used to
differentiate
devices; read
only
0x02
Chip grade
(global)
Open
Speed grade ID
100 = 105 MSPS
101 = 125 MSPS
Open
Read
only
Unique
speed grade
ID used to
differentiate
devices; read
only
Channel Index and Transfer Registers
0x05
Device
index
(global)
Open
Open
Open
Open
Open
Open
Data
Channel B
Data
Channel A
0x03
Bits are set
to determine
which device
on the chip
receives the
next write
command;
applies to
local
registers
only
0xFF
Transfer
(global)
Open
Open
Open
Open
Open
Open
Open
Transfer
0x00
Synchron-
ously
transfers
data from
the master
shift register
to the slave
ADC Functions
0x08
Power
modes
(local)
Open
Open
External
power-
downpin
function
0 = PDWN
1=standby
Open
Open
Open
Internal power-down mode
00 = normal operation
01 = full power-down
10 = standby
11 = digital reset
0x00
Determines
various
generic
modes of
chip
operation
0x09
Global
clock
(global)
Open
Open
Open
Open
Open
Open
Open
Duty cycle
stabilizer
0 =
disabled
1 =
enabled
0x01
0x0B
Clock
divide
(global)
Open
Open
Open
Open
Open
Clock divide ratio
000 = divide by 1
001 = divide by 2
010 = divide by 3
011 = divide by 4
100 = divide by 5
101 = divide by 6
110 = divide by 7
111 = divide by 8
0x00
The divide
ratio is value
plus 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com