Electronic Components Datasheet Search
  English  ▼

X  

AD9865 Datasheet(PDF) 12 Page - Analog Devices

Part # AD9865
Description  Broadband Modem Mixed-Signal Front End
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9865 Datasheet(HTML) 12 Page - Analog Devices

Back Button AD9865 Datasheet HTML 8Page - Analog Devices AD9865 Datasheet HTML 9Page - Analog Devices AD9865 Datasheet HTML 10Page - Analog Devices AD9865 Datasheet HTML 11Page - Analog Devices AD9865 Datasheet HTML 12Page - Analog Devices AD9865 Datasheet HTML 13Page - Analog Devices AD9865 Datasheet HTML 14Page - Analog Devices AD9865 Datasheet HTML 15Page - Analog Devices AD9865 Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 49 page
background image
Data Sheet
AD9865
Rev. B | Page 11 of 48
Pin No.
Mnemonic
Mode1
Description
15
TXCLK
HD
ADIO Sample Clock Input
TXQUIET
FD
Fast TxDAC/IAMP Power-Down
16
RXCLK
HD
ADIO Request Clock Input
FD
Rx and Tx Clock Output at 2 x fADC
17, 64
DRVDD
Digital Output Driver Supply Input
18, 63
DRVSS
Digital Output Driver Supply Return
19
CLKOUT1
fADC/N Clock Output (L = 1, 2, 4, or 8)
20
SDIO
Serial Port Data Input/Output
21
SDO
Serial Port Data Output
22
SCLK
Serial Port Clock Input
23
SEN
Serial Port Enable Input
24
GAIN
FD
Tx Data Port (Tx[5:0]) Mode Select
PGA[5]
HD or FD
MSB of PGA Input Data Port
25 to 29
PGA[4 to 0]
HD or FD
Bits 4 to 0 of PGA Input Data Port
30
RESET
Reset Input (Active Low)
31, 34, 36, 39, 44, 47, 48
AVSS
Analog Ground
32, 33
REFB, REFT
ADC Reference Decoupling Nodes
35, 40, 43
AVDD
Analog Power Supply Input
37, 38
RX−, RX+
Receive Path − and + Analog Inputs
41
REFADJ
TxDAC Full-Scale Current Adjust
42
REFIO
TxDAC Reference Input/Output
45
IOUT_G−
−Tx Amp Current Output_Sink
46
IOUT_N−
−Tx Mirror Current Output_Sink
49
IOUT_G+
+Tx Amp Current Output_Sink
50
IOUT_N+
+Tx Mirror Current Output_Sink
51
IOUT_P−
−TxDAC Current Output_Source
52
IOUT_P+
+TxDAC Current Output_Source
53
MODE
Digital Interface Mode Select Input
LOW = HD, HIGH = FD
54
CONFIG
Power-Up SPI Register Default Setting Input
55
CLKVSS
Clock Oscillator/Synthesizer Supply Return
56
XTAL
Crystal Oscillator Inverter Output
57
OSCIN
Crystal Oscillator Inverter Input
58
CLKVDD
Clock Oscillator/Synthesizer Supply
59
DVSS
Digital Supply Return
60
DVDD
Digital Supply Input
61
CLKOUT2
fOSCIN/L Clock Output, (L = 1, 2, or 4)
62
PWR_DWN
Power-Down Input
EPAD
Exposed Pad. The exposed pad (EPAD) must be soldered to the ground
plane for the 64-lead LFCSP. The EPAD provides an electrical, thermal,
and mechanical connection to the board.
1
HD = half-duplex mode; FD = full-duplex mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com