SLG46170 datasheet(49/87 Pages) DIALOG

49 / 87 page

000-0046170-103

Page 48 of 86

SLG46170

12.0 Counters/Delay Generators (CNT/DLY)

There are eight configurable counters/delay generators in the SLG46170. Two of these counters/delay generators are 14-bit

(CNT/DLY 0 and 1), and six of the counters/delay generators are 8-bit (CNT/DLY 2, 3, 4, 5, 6, 7). For flexibility, each of these

macrocells has a large selection of internal and external clock sources, as well as the option to chain from the output of the

previous (N-1) CNT/DLY macrocell, to implement longer count / delay circuits.

Three of the counter/delay generator macrocells (CNT/DLY, 1,2,3) have two inputs from the connection matrix, one for Delay

Input/Reset Input (Delay_In/Reset_In), and one for an external counter/clock source. Five of the counter/delay generator macro-

cells (CNT/DLY 0, 4, 5, 6, 7) have one input from the connection matrix, which has a shared function of either a Delay Input or

an external clock input.

Figure 18. CNT/DLY0

CNT/DLY0

Counter_end

clk

To Connection Matrix Input <10>

From Connection

Matrix Output <8>

Count_end_out_x-1

reg <714>

ext. clock

RC Osc/64

RC Osc/24

RC Osc/12

RC Osc/4

RC Osc

Counter Control Data

reg <731:718>

reg <717:715>

Delay_out

Delay_IN/CNT_ext_clk

Delay_IN

CNT clock

Edge Detector

SLG46170 Datasheet(PDF) 49 Page - Dialog Semiconductor