| Electronic Components Datasheet Search |
|
SLG46170 Datasheet(PDF) 75 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
SLG46170 Datasheet(HTML) 75 Page - Dialog Semiconductor |
|
75 / 87 page ![]() 000-0046170-103 Page 74 of 86 SLG46170 reg<771:769> Counter/delay3 Clock Source select 000: Internal OSC Clock 001: OSC/4 010: OSC/12 011: OSC/24 100: OSC/64 101: External Clock 110: External Clock/8 111: Counter 2 Overflow reg<779:772> Counter3 Control Data/Delay3 Time Control 1-256: (delay time = (counter control data +2) /freq) reg<781:780> Delay3 Mode Select or asynchronous counter reset 00: Delay on both falling and rising edges (for delay & counter reset) 01: Delay on falling edge only (for delay & counter reset) 10: Delay on rising edge only (for delay & counter reset) 11: No delay on either falling or rising edges / high level reset for counter mode reg<782> Counter/Delay4 Mode Selection 0: Delay Mode 1: Counter Mode reg<785:783> Counter/delay4 Clock Source select 000: Internal OSC Clock 001: OSC/4 010: OSC/12 011: OSC/24 100: OSC/64 101: External Clock 110: External Clock/8 111: Counter 3 Overflow reg<793:786> Counter4 Control Data/Delay4 Time Control 1-256: (delay time = (counter control data +2) /freq) reg<795:794> Delay4 Mode Select 00: Delay on both falling and rising edges 01: Delay on falling edge only 10: Delay on rising edge only 11: No delay on either falling or rising edges reg<796> Counter/Delay5 Mode Selection 0: Delay Mode 1: Counter Mode reg<799:797> Counter/delay5 Clock Source select (external clock is only for counter mode) 000: Internal OSC Clock 001: OSC/4 010: OSC/12 011: OSC/24 100: OSC/64 101: External Clock 110: External Clock/8 111: Counter 4 Overflow reg<807:800> Counter5 Control Data/Delay5 Time Control 1-256: (delay time = (counter control data +2) /freq) reg<809:808> Delay5 Mode Select 00: Delay on both falling and rising edges 01: Delay on falling edge only 10: Delay on rising edge only 11: No delay on either falling or rising edges reg<810> Counter/Delay6 Mode Selection 0: Delay Mode 1: Counter Mode Register Bit Address Signal Function Register Bit Definition |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |