Electronic Components Datasheet Search
  English  ▼

X  

AD6636 Datasheet(PDF) 52 Page - Analog Devices

Part # AD6636
Description  150 MSPS Wideband Digital Down-Converter (DDC)
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6636 Datasheet(HTML) 52 Page - Analog Devices

Back Button AD6636 Datasheet HTML 48Page - Analog Devices AD6636 Datasheet HTML 49Page - Analog Devices AD6636 Datasheet HTML 50Page - Analog Devices AD6636 Datasheet HTML 51Page - Analog Devices AD6636 Datasheet HTML 52Page - Analog Devices AD6636 Datasheet HTML 53Page - Analog Devices AD6636 Datasheet HTML 54Page - Analog Devices AD6636 Datasheet HTML 55Page - Analog Devices AD6636 Datasheet HTML 56Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 72 page
background image
AD6636
Rev. 0 | Page 52 of 72
SMODE
SCLK
TFS
RFS
SRFS
STFS
SCK
DT
DR
SCS
SDO
SDI
PF2
MODE
BLACKFIN
AD6636
PROGRAMMABLE FLAG
VDDIO
GND
Figure 49. SPORT Mode Serial Port Connections to Blackfin DSP
MICROPORT
The microport on the AD6636 can be used for programming
the part, reading register values, and reading output data (I, Q,
and RSSI words).
Note that, at any given point in time, either the microport or the
serial port can be active, but not both. Some of the balls on the
package are shared between the microport and the serial port
and have dual functionality based on the SMODE pin. The
microport is selected by pulling the SMODE pin low (ground).
Both read and write operations can be performed using the
microport. The direct addressing scheme is used and any
internal register can be accessed using an 8-bit address. The
data bus can be either 8-bit or 16-bit as set by the chip I/O
access control register. Microport operation is synchronous to
CPUCLK, which must be supplied external to the AD6636 part.
CPUCLK should be less than CLKA and 100 MHz.
The microport can operate in Intel mode (separate read and
write strobes) or in Motorola mode (single read/write strobe).
The MODE pin is used to select between Intel (INM, MODE =
0) and Motorola (MNM, MODE = 1) modes. Some AD6636
pins have dual functionality based on the MODE pin. Table 26
lists the pin functions for both modes.
Table 26. Microport Programming Pins
Pin Name
Intel Mode
Motorola Mode
RESET
RESET
RESET
SMODE
Logic 0
Logic 0
MODE
Logic 0
Logic 1
A[7:0]
A[7:0]
A[7:0]
D[15:0]
D[15:0]
D[15:0]
R/W (WR)
WR
R/W
DS (RD)
RD
DS
DTACK (RDY)
RDY
DTACK
CS
CS
CS
Intel (INM) Mode
The programming port performs synchronous Intel-style reads
and writes on the positive edge of the CPUCLK input when
RESET is inactive (active low signal). The CPUCLK pin is
driven by the programming device (CPUCLK of DSP or
FPGA). During a write access, the A[7:0] address bus provides
the address for access, and the D[15:0] bus (D[7:0] if the 8-bit
data bus is used) is driven by the programming device. The data
bus is driven by the AD6636 during a read operation. Intel
mode uses separate read (RD) and write (WR) active-low data
strobes to indicate both the type of access and the valid data for
that access.
The chip select (CS) is an active-low input that signals when an
access is active on its programming port pins. During an access,
the AD6636 drives RDY low to indicate that it is performing the
access. When the internal read or write access is complete, the
RDY pin pulled high. Because the RDY pin is an open-drain
output with a weak internal pull-up resistor (70 kΩ), an external
pull-up resistor is recommended (see Figure 50). Figure 13 and
Figure 14 are the timing diagrams for read and write cycles
using the microport in INM mode.
For an asynchronous write operation in Intel (INM) mode, the
CPUCLK should be running. Set up the data and address buses.
Pull the WR signal low and then pull the CS signal low. The
RDY goes low to indicate that the access is taking place
internally. When RDY goes high, the write cycle is complete and
CS can be pulled high to disable the microport.
For an asynchronous read operation on the Intel mode
microport, set up the address bus and three-state the data bus.
Pull the RD signal low and then pull the CS signal low. The
RDY goes low to indicate an internal access. When RDY goes
low, valid data is available on the data bus for read.
Motorola (MNM) Mode
The programming port performs synchronous Motorola-style
reads and writes on the positive edge of CPUCLK when RESET
is inactive (active low signal). The A[7:0] bus provides the
address to access and the D[15:0] bus (D[7:0], if the 8-bit data
bus is used) is externally driven with data during a write (driven
by the AD6636 during a read). Motorola mode uses the R/W
line to indicate the type of access (Logic 1 = read, Logic 0 =
write), and the active-low data strobe (DS) signal is used to
indicate valid data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com