Electronic Components Datasheet Search
  English  ▼

X  

LTC2602 Datasheet(PDF) 27 Page - Linear Technology

Part # LTC2602
Description  Octal, 12-Bit Sign, 1.5Msps/Ch Simultaneous Sampling ADC
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2602 Datasheet(HTML) 27 Page - Linear Technology

Back Button LTC2602 Datasheet HTML 23Page - Linear Technology LTC2602 Datasheet HTML 24Page - Linear Technology LTC2602 Datasheet HTML 25Page - Linear Technology LTC2602 Datasheet HTML 26Page - Linear Technology LTC2602 Datasheet HTML 27Page - Linear Technology LTC2602 Datasheet HTML 28Page - Linear Technology LTC2602 Datasheet HTML 29Page - Linear Technology LTC2602 Datasheet HTML 30Page - Linear Technology LTC2602 Datasheet HTML 31Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 32 page
background image
LTC2320-12
27
Rev B
For more information www.analog.com
APPLICATIONS INFORMATION
Figure 22. LTC2320-12 Using the LVDS Interface
Figure 23. LTC2320-12 Using the LVDS Interface with One Lane
100
2.5V
2.5V
OVDD
LTC2320-12
FPGA OR DSP
232012 F22
SCK+
SCK–
SDOD+
SDOD–
SDOC+
SDOC–
SDOB+
SDOB–
SDOA+
SDOA–
CMOS/LVDS
+
–
+
–
100
+
–
100
+
–
100
+
–
100
+
–
100
CLKOUT+
CLKOUT–
CNV
RETIMING
FLIP-FLOP
100
2.5V
2.5V
OVDD
LTC2320-12
FPGA OR DSP
232012 F23
SCK+
SCK–
SDOD+
SDOD–
SDOC+
SDOC–
SDOB+
SDOB–
SDOA+
SDOA–
CMOS/LVDS
+
–
+
–
100
+
–
100
CLKOUT+
CLKOUT–
CNV
RETIMING
FLIP-FLOP
DIGITAL INTERFACE
The LTC2320-12 features a serial digital interface that
is simple and straightforward to use. The flexible OVDD
supply allows the LTC2320-12 to communicate with any
digital logic operating between 1.8V and 2.5V. In addi-
tion to a standard CMOS SPI interface, the LTC2320-12
provides an optional LVDS SPI interface to support low
noise digital design. The CMOS /LVDS pin is used to select
the digital interface mode. The SCK input clock shifts the
conversion result MSB first on the SDO pins. CLKOUT
provides a skew-matched clock to latch the SDO output
at the receiver. The timing skew of the CLKOUT and SDO
outputs are matched. For high throughput applications,
using CLKOUT instead of SCK to capture the SDO output
eases timing requirements at the receiver. In CMOS mode,
use the SDO1 – SDO8, and CLKOUT pins as outputs. Use
the SCK pin as an input. In LVDS mode, use the SDOA+/
SDOA– through SDOD+/SDOD– and CLKOUT+/CLKOUT–
pins as differential outputs. Each LVDS lane yields two
channels worth of data: SDOA yields CH1 and CH2 data,
SDOB yields CH3 and CH4 data, SDOC yields CH5 and CH6
data and SDOD yields CH7 and CH8 data. These pins must
be differentially terminated by an external 100Ω resistor at
the receiver (FPGA). The SCK+/SCK– pins are differential
inputs and must be terminated differentially by an external
100Ω resistor at the receiver(ADC).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com