| Electronic Components Datasheet Search |
|
DLP470TP Datasheet(PDF) 16 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DLP470TP Datasheet(HTML) 16 Page - Texas Instruments |
|
16 / 48 page ![]() 16 DLP470TP DLPS105A – JANUARY 2018 – REVISED MAY 2018 www.ti.com Product Folder Links: DLP470TP Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated (1) See Figure 3 for rise time and fall time for SCP. (2) See Figure 5 for timing requirements for LVDS. (3) Channel A (Bus A) includes the following LVDS pairs: DCLK_AN and DCLK_AP, SCTRL_AN and SCTRL_AP, D_AN(15:0), and D_AP(15:0). (4) Channel B (Bus B) includes the following LVDS pairs: DCLK_BN and DCLK_BP, SCTRL_BN and SCTRL_BP, D_BN(15:0), and D_BP(15:0). (5) Channel C (Bus C) includes the following LVDS pairs: DCLK_CN and DCLK_CP, SCTRL_CN and SCTRL_CP, D_CN(15:0), and D_CP(15:0). (6) Channel D (Bus D) includes the following LVDS pairs: DCLK_DN and DCLK_DP, SCTRL_DN and SCTRL_DP, D_DN(15:0), and D_DP(15:0). 6.8 Timing Requirements MIN NOM MAX UNIT SCP(1) tr Rise slew rate 20% to 80% reference points 1 3 V/ns tf Fall slew rate 80% to 20% reference points 1 3 V/ns LVDS(2) tr Rise slew rate 20% to 80% reference points 0.7 1 V/ns tf Fall slew rate 80% to 20% reference points 0.7 1 V/ns tC Clock cycle DCLK_A, LVDS pair 2.5 ns DCLK_B, LVDS pair 2.5 ns DCLK_C, LVDS pair 2.5 ns DCLK_D, LVDS pair 2.5 ns tW Pulse duration DCLK_A LVDS pair 1.19 1.25 ns DCLK_B LVDS pair 1.19 1.25 ns DCLK_C LVDS pair 1.19 1.25 ns DCLK_D LVDS pair 1.19 1.25 ns tSu Setup time D_A(15:0) before DCLK_A, LVDS pair 0.275 ns D_B(15:0) before DCLK_B, LVDS pair 0.275 ns D_C(15:0) before DCLK_C, LVDS pair 0.275 ns D_D(15:0) before DCLK_D, LVDS pair 0.275 ns SCTRL_A before DCLK_A, LVDS pair 0.275 ns SCTRL_B before DCLK_B, LVDS pair 0.275 ns SCTRL_C before DCLK_C, LVDS pair 0.275 ns SCTRL_D before DCLK_D, LVDS pair 0.275 ns th Hold time D_A(15:0) after DCLK_A, LVDS pair 0.195 ns D_B(15:0) after DCLK_B, LVDS pair 0.195 ns D_C(15:0) after DCLK_C, LVDS pair 0.195 ns D_D(15:0) after DCLK_D, LVDS pair 0.195 ns SCTRL_A after DCLK_A, LVDS pair 0.195 ns SCTRL_B after DCLK_B, LVDS pair 0.195 ns SCTRL_C after DCLK_C, LVDS pair 0.195 ns SCTRL_D after DCLK_D, LVDS pair 0.195 ns LVDS(2) tSKEW Skew time Channel B relative to channel A(3)(4), LVDS pair –1.25 1.25 ns tSKEW Skew time Channel D relative to channel C(5)(6), LVDS pair –1.25 1.25 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |