Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SSM3582 Datasheet(PDF) 8 Page - Analog Devices

Part # SSM3582
Description  2횞, 31.76 W, Digital Input, Filterless Stereo Class-D Audio Amplifier
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

SSM3582 Datasheet(HTML) 8 Page - Analog Devices

Back Button SSM3582 Datasheet HTML 4Page - Analog Devices SSM3582 Datasheet HTML 5Page - Analog Devices SSM3582 Datasheet HTML 6Page - Analog Devices SSM3582 Datasheet HTML 7Page - Analog Devices SSM3582 Datasheet HTML 8Page - Analog Devices SSM3582 Datasheet HTML 9Page - Analog Devices SSM3582 Datasheet HTML 10Page - Analog Devices SSM3582 Datasheet HTML 11Page - Analog Devices SSM3582 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 59 page
background image
SSM3582
Data Sheet
Rev. 0| Page 8 of 59
DIGITAL INPUT/OUTPUT SPECIFICATIONS
Table 6.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
INPUT VOLTAGE1
BCLK, FSYNC, SDATA, SCL, and SDA Pins
High (VIH)
0.7 × DVDD
5.5
V
Low (VIL)
−0.3
+0.3 × DVDD
V
INPUT LEAKAGE
BCLK, FSYNC, SDATA, ADDRx, SCL, and SDA Pins
High (IIH)
1
μA
Low (IIL)
1
μA
INPUT CAPACITANCE
5
pF
OUTPUT DRIVE STRENGTH1
SDA
3
5
mA
SAMPLE RATE (FSYNC FREQUENCY)
8
192
kHz
1 The pull-up resistor for SCL and SDA must be scaled according to the external pull-up voltage in the system. The typical value for a pull-up resistor for 1.8 V is 2.2 kΩ.
DIGITAL TIMING SPECIFICATIONS
All timing specifications are given for the default setting (I2S mode) of the serial input port.
Table 7.
Limit
Parameter
Min
Max
Unit
Description
I2C PORT
fSCL
400
kHz
SCL frequency
tSCLH
0.26
μs
SCL high
tSCLL
0.5
μs
SCL low
tSCS
0.26
μs
Setup time; relevant for repeated start condition
tSCH
0.26
μs
Hold time; after this period, the first clock is generated
tDS
50
ns
Data setup time
tDH
0.14
μs
Data hold time
tSCR
120
ns
SCL rise time
tSCF
120
ns
SCL fall time
tSDR
120
ns
SDA rise time
tSDF
120
ns
SDA fall time
tBFT
0.5
μs
Bus free time (time between stop and start)
DIGITAL INPUT TIMING SPECIFICATIONS
Table 8.
Limit
Parameter
TMIN
TMAX
Unit
Description
SERIAL PORT
tBIL
10
ns
BCLK low pulse width
tBIH
10
ns
BCLK high pulse width
tSIS
4
ns
SDATA setup; time to BCLK rising
tSIH
4
ns
SDATA hold; time from BCLK rising
tLIS
5
ns
FSYNC setup time to BCLK rising
tLIH
5
ns
FSYNC hold time to BCLK rising
tBP
20
ns
Minimum BCLK period



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com