SSM3582 datasheet(27/59 Pages) AD

27 / 59 page

Data Sheet

SSM3582

Rev. 0| Page 27 of 59

Table 13. Supported BCLK Rates in MHz1

Sample

Rate (kHz)

BCLK/FSYNC Ratio

100

128

192

200

256

384

512

768

800

1024

2048

4096

BCLK (MHz)2

8 to 12

N/A

Yes

16 to 24

N/A

Yes

N/A

32 to 48

Yes

N/A

64 to 96

Yes

N/A

128 to 192

Yes

N/A

1 Yes means that the specified rate is supported and N/A means not applicable.

2 BCLK = (BCLK/FSYNC ratio) × sample rate.

I2C Control

The SSM3582 supports an I2C-compatible, 2-wire serial bus,

shared across multiple peripherals. Two signals, serial data

(SDA) and serial clock (SCL), carry information between the

SSM3582 and the system I2C master controller. The SSM3582 is

always a slave on the bus, and cannot initiate a data transfer.

Each slave device is identified by a unique address. The address

byte format is shown in Table 14. The address resides in the first

seven bits of the I2C write. The LSB of this byte sets either a read

or write operation. Logic Level 1 corresponds to a read operation,

and Logic Level 0 corresponds to a write operation. For device

address settings, see Table 16.

Table 14. I2C Device Address Byte Format

Bit 7

Bit 6

Bit 5

Bit 4

Bit3

Bit 2

Bit 1

Bit 0

Bit 3

Bit 2

ADDR0

ADDR1

R/W

Both SDA and SCL are open drain, and require pull-up resistors to

the input/output voltage. The SSM3582 operates within the I2C

voltage range of 1.6 V to 3.6 V.

Addressing

Initially, each device on the I2C bus is in an idle state, monitoring

the SDA and SCL lines for a start condition and the proper

address. The I2C master initiates a data transfer by establishing a

start condition, defined by a high to low transition on SDA while

SCL remains high. This start condition indicates that an address/

data stream follows. All devices on the bus respond to the start

condition and shift the next eight bits (the 7-bit address plus the

R/W bit), MSB first. The device that recognizes the transmitted

address responds by pulling the data line low during the ninth

clock pulse. This ninth bit is known as an acknowledge bit. All

other devices withdraw from the bus at this point and return to

the idle condition. The device address for the SSM3582 is

determined by the state of the ADDRx pins. See the Device

Address Setting section for more details.

The R/W bit determines the direction of the data. A Logic 0 on

the LSB of the first byte means the master writes information to the

peripheral, whereas a Logic 1 means the master reads information

from the peripheral after writing the subaddress and repeating

the start address. A data transfer takes place until a stop condition

is encountered. A stop condition occurs when SDA transitions

from low to high while SCL is held high. The timing for the I2C

port is shown in Figure 71.

Stop and start conditions can be detected at any stage during the

data transfer. If these conditions are asserted out of sequence with

normal read and write operations, the SSM3582 immediately

jumps to the idle condition. During a given SCL high period,

issue only one start condition, one stop condition, or a single stop

condition followed by a single start condition. If an invalid sub-

address is issued, the SSM3582 does not issue an acknowledge and

returns to the idle condition. If the user exceeds the highest sub-

address while in automatic-increment mode, one of two actions is

taken.

In read mode, the SSM3582 outputs the highest subaddress register

contents until the master device issues a no acknowledge,

indicating the end of a read. A no acknowledge condition is a

condition in which the SDA line is not pulled low on the ninth

clock pulse on SCL. If the highest subaddress location is reached

while in write mode, the data for the invalid byte is not loaded

into any subaddress register, a no acknowledge is issued by the

SSM3582, and the device returns to the idle condition.

Device Address Setting

The device can be set at 16 different I2C addresses using the

ADDR1 and ADDR0 pins, as well as 16 hardware modes.

ADDR1 and ADDR0 are sampled during the start-up procedure.

These pins set the appropriate operating mode, the I2C address,

and the default TDM slots. The ADDRx pins can be set to five

different voltage levels, as defined in Table 15. The ADDRx pins

are referenced to the DVDD rail of the device; connect pull-up

resistors to the internally generated DVDD rail if the regulator

is used.

Table 15. ADDRx Pin Input Level Mapping

ADDRx State

Level (V)

Connected to Ground

Connected to Ground Using a 47 kΩ Resistor

0.45

Left Floating

0.9

Connected to DVDD Using a 47 kΩ Resistor

1.35

Connected to DVDD

1.8

SSM3582 Datasheet(PDF) 27 Page - Analog Devices

SSM3582 Datasheet(HTML) 27 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL