| Electronic Components Datasheet Search |
|
GD25Q256DFER Datasheet(PDF) 15 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
|
|||||||||||||||||||||||||||||
GD25Q256DFER Datasheet(HTML) 15 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
15 / 89 page ![]() 3.3V Uniform Sector Dual and Quad Serial Flash GD25Q256D 15 ADP bit The Address Power-up (ADP) bit is a non-volatile writable bit that determines the initial address mode when the device is powered on or reset. This bit is only used during the power on or device reset initialization period. When ADP=0(factory default), the device will power up into 3-Byte address mode, the Extended Address Register must be used to access memory regions beyond 128Mb. When ADP=1, the device will power up into 4-Byte address mode directly. Power Up Device Initialization & Status Register Refresh (Non-Volatile Cells) 4-Byte Address Standard SPI Dual SPI Quad SPI 3-Byte Address Standard SPI Dual SPI Quad SPI Enable 4-Byte (B7H) Disable 4-Byte (E9H) ADP bit value ADP = 0 ADP = 1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |