GD25Q256DFER datasheet(58/89 Pages) GIGADEVICE

58 / 89 page

3.3V Uniform Sector

Dual and Quad Serial Flash

GD25Q256D

7.33. Erase Security Registers (44H)

The GD25Q256D provides three 2048-Byte Security Registers which can be erased and programmed individually.

These registers may be used by the system manufacturers to store security and other important information separately from

the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command

must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low  sending Erase Security Registers command 

The Erase Security Registers command sequence: CS# goes low  sending Erase Security Registers command 3 or 4-

Byte address on SI  CS# goes high. The command sequence is shown below. CS# must be driven high after the eighth

bit of the last address Byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon

as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tSE) is initiated. While the Erase

Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP)

bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed.

At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers

Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the

Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Table 18. Security Registers

Address

A23-16

A15-12

A11

A10-0

Security Register #1

00H

0 0 0 1

Do not care

Security Register #2

00H

0 0 1 0

Do not care

Security Register #3

00H

0 0 1 1

Do not care

Figure 67. Erase Security Registers command Sequence Diagram (ADS=0)

Figure68.Erase Security Registers command Sequence Diagram (ADS=1)

Command

44H

CS#

SCLK

29 30 31

MSB

24 Bits Address

23 22

Command

44H

CS#

SCLK

37 38 39

MSB

32 Bits Address

31 30

GD25Q256DFER Datasheet(PDF) 58 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25Q256DFER Datasheet(HTML) 58 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL