GD25Q256DFER datasheet(10/89 Pages) GIGADEVICE

Electronic Components Datasheet Search

GD25Q256DFER Datasheet(PDF) 10 Page - GigaDevice Semiconductor (Beijing) Inc.

Part #	GD25Q256DFER

Description	3.3V Uniform Sector Dual and Quad Serial Flash

PDF	89 Pages

Scroll/Zoom	100%

Manufacturer	GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]

Direct Link	http://www.gigadevice.com/

Logo

10 / 89 page

3.3V Uniform Sector

Dual and Quad Serial Flash

GD25Q256D

RESET

The RESET# pin allows the device to be reset by the control. The HOLD#/RESET#(IO3) pin can be configured as a

RESET# pin depending on the status register setting, which need QE=0 and HOLD/RST=1. For Special Order of the SOP16

and TFBGA packages, a dedicated RESET# pin is provided and it is independent of QE bit setting.

The RESET# pin goes low for a period of tRLRH or longer will reset the flash. After reset cycle, the flash is at the

following states:

-Standby mode

-All the volatile bits will return to the default status as power on.

Figure 4 RESET Condition

CS#

RESET#

RESET

Does ALLDATASHEET help your business so far? [ DONATE ]
About Alldatasheet \| Advertisement \| Contact us \| Privacy Policy \| Link to Datasheet \| Link Exchange \| Manufacturer List All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

Does ALLDATASHEET help your business so far? [ DONATE ]

Family Site : ic2ic.com | icmetro.com