SC16C752 datasheet(16/47 Pages) PHILIPS

16 / 47 page

Philips Semiconductors

SC16C752

Dual UART with 64-byte FIFO

Product data

Rev. 04 — 20 June 2003

16 of 47

9397 750 11635

6.8 Break and time-out conditions

An RX idle condition is detected when the receiver line, RX, has been HIGH for

4 character time. The receiver line is sampled midway through each bit.

When a break condition occurs, the TX line is pulled LOW. A break condition is

activated by setting LCR[6].

6.9 Programmable baud rate generator

The SC16C752 UART contains a programmable baud generator that takes any clock

input and divides it by a divisor in the range between 1 and (216

− 1). An additional

divide-by-4 prescaler is also available and can be selected by MCR[7], as shown in

Figure 11. The output frequency of the baud rate generator is 16

× the baud rate. The

formula for the divisor is:

Where:

prescaler = 1, when MCR[7] is set to 0 after reset (divide-by-1 clock selected)

prescaler = 4, when MCR[7] is set to 1 after reset (divide-by-4 clock selected).

Remark: The default value of prescaler after reset is divide-by-1.

Figure 11 shows the internal prescaler and baud rate generator circuitry.

DLL and DLH must be written to in order to program the baud rate. DLL and DLH are

the least signiﬁcant and most signiﬁcant byte of the baud rate divisor. If DLL and DLH

are both zero, the UART is effectively disabled, as no baud clock will be generated.

Remark: The programmable baud rate generator is provided to select both the

transmit and receive clock rates.

Table 7 and Table 8 show the baud rate and divisor correlation for crystal with

frequency 1.8432 MHz and 3.072 MHz, respectively.

Figure 12 shows the crystal clock circuit reference.

Fig 11. Prescaler and baud rate generator block diagram.

divisor

XTAL1 crystal input frequency

prescaler

---------------------------------------------------------------------------





desired baud rate

()

---------------------------------------------------------------------------------

BAUD RATE

GENERATOR

LOGIC

MCR[7] = 1

MCR[7] = 0

PRESCALER

LOGIC

(DIVIDE-BY-1)

INTERNAL

OSCILLATOR

LOGIC

002aaa233

XTAL1

XTAL2

INPUT CLOCK

PRESCALER

LOGIC

(DIVIDE-BY-4)

REFERENCE

CLOCK

INTERNAL

BAUD RATE

CLOCK FOR

TRANSMITTER

AND

RECEIVER

SC16C752 Datasheet(PDF) 16 Page - NXP Semiconductors

SC16C752 Datasheet(HTML) 16 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

Datasheet Download

Link URL