| Electronic Components Datasheet Search |
|
TLC32040C Datasheet(PDF) 24 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TLC32040C Datasheet(HTML) 24 Page - Texas Instruments |
|
24 / 33 page ![]() TLC32040C, TLC32040I, TLC32041C, TLC32041I ANALOG INTERFACE CIRCUITS SLAS014E – SEPTEMBER 1987 – REVISED MAY 1995 24 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 serial port – AIC output signals TEST CONDITIONS MIN TYP† MAX UNIT tc(SCLK) Shift clock (SCLK) cycle time 380 ns tf(SCLK) Shift clock (SCLK) fall time 50 ns tr(SCLK) Shift clock (SCLK) rise time 50 ns Shift clock (SCLK) duty cycle 45 55 % td(CH-FL) Delay from SCLK ↑ to FSR/FSX↓ CL = 50 pF 52 ns td(CH-FH) Delay from SCLK ↑ to FSR/FSX↑ CL = 50 pF 52 ns td(CH-DR) DR valid after SCLK ↑ 90 ns td(CH-EL) Delay from SCLK ↑ to EODX/EODR↓ in word mode 90 ns td(CH-EH) Delay from SCLK ↑ to EODX/EODR↑ in word mode 90 ns tf(EODX) EODX fall time 15 ns tf(EODR) EODR fall time 15 ns td(CH-EL) Delay from SCLK ↑ to EODX/EODR↓ in byte mode 100 ns td(CH-EH) Delay from SCLK ↑ to EODX/EODR↑ in byte mode 100 ns td(MH-SL) Delay from MSTR CLK ↑ to SCLK↓ 65 ns td(MH-SH) Delay from MSTR CLK ↑ to SCLK↑ 65 ns † Typical values are at TA = 25°C. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |