Z8932320FSC datasheet(41/60 Pages) ZILOG

41 / 60 page

Z89223/273/323/373

ZiLOG

16-Bit Digital Signal Processors with A/D Converter

DS000202-DSP0599

C/T Registers

Each C/T contains a set of five 16-bit Registers. Bank13 is

used to access the registers for C/T0 and Bank14 is for the

C/T1 registers. All accesses to C/T Registers occur with

zero wait states.

Counter/Timer Control Register (Bank13,14/EXT1).

The

C/T Control register enables/disables the C/T, selects input

and output options, and the mode of operation.

TMLR—Load Register (Bank13,14/EXT2).

The 16-bit

TMLR register holds the value that is loaded into TMR

when TMR underflows.

TMR—Counter Register (Bank13,14/EXT3).

TMR is a

16-bit down counter that holds the current C/T value. It can

be read like any other ordinary register. However, writing

to TMR is different than writing to an ordinary register. A

write to TMR causes the contents of TMLR to be written

into TMR, causing the C/T to be retriggered.

TPLR—Prescaler Load Register (Bank13,14/EXT4).

The

16-bit TPLR register holds the prescaler load value in its

lower 8 bits. Bit 15 must be written with a “1”, and bits 14–8

must be written with “0’s”.

Note: If the C/T interrupt is being used, this register must be re-

written at the end of the interrupt service routine in order

to enable the next interrupt. The number of clock cycles

from the beginning of the interrupt service routine to the

write must exceed the prescaler load value.

Figure 32. C/T0 and C/T1 Control Register

D15 D14 D13 D12 D11 D10 D9

Bank 13/EXT1 (C/T0) and Bank14/EXT1 (C/T1)

Input Event

00 = Falling Edge (default)

01 = Rising Edge

10 = Both Rising and Falling Edges

11 = Reserved

Output Select

00 = Outputs Unaffected (default)

01 = Reserved

10 = Drive TMO0 Pin

11 = Reserved

Output Polarity

0 = Output asserted High on Timeout (default)

1 = Output asserted Low on Timeout

Mode of Operation

0000 = Square Wave Output (default)

0001 = Retriggerable One-Shot

0010 = PWM (8-bit)

0011 = PWM (16-bit)

0100 = Finite Pulse String Generator

0101 = Externally-Clocked One-Shot

0110 = Software Watch-Dog Timer

0111 = Hardware Watch-Dog Timer

1000 = Pulse Stopwatch

1001 = Edge-to-edge Stopwatch

1010 = Edge Counter

1011 = Gated Edge Counter

Test Mode*

0 = Normal Operation

1 = Factory Test Mode

Reserved

C/T

0 = Disabled (default)

1 = Enabled

Input Select

00 = Inputs have no effect (default)

01 = Reserved

10 = UI0 Pin

11 = UI1 Pin

*Note: The user should always program this bit to "0".

Z8932320FSC Datasheet(PDF) 41 Page - Zilog, Inc.

Z8932320FSC Datasheet(HTML) 41 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL