AD4116 datasheet(32/59 Pages) AD

32 / 59 page

AD4116

Data Sheet

Rev. 0 | Page 32 of 59

DIGITAL FILTER

The AD4116 has three flexible filter options to allow

optimization of noise, settling time, and rejection:

•

The sinc5 + sinc1 filter.

•

The sinc3 filter.

•

Enhanced 50 Hz and 60 Hz rejection filters.

SINC1

SINC5

SINC3

50Hz AND 60Hz

POSTFILTER

Figure 44. Digital Filter Block Diagram

The filter and output data rate are configured by setting the

appropriate bits in the filter configuration register for the selected

setup. Each channel can use a different setup and therefore, a

different filter and output data rate. See the Register Details for

more information.

SINC5 + SINC1 FILTER

The sinc5 + sinc1 filter is targeted at multiplexed applications

and achieves single cycle settling at output data rates of 5.195 kSPS

and less. The sinc5 block output is fixed at the maximum rate of

62.5 kSPS, and the sinc1 block output data rate can be varied to

control the final ADC output data rate. Figure 45 shows the

frequency domain response of the sinc5 + sinc1 filter at a 50 SPS

output data rate. The sinc5 + sinc1 filter has a slow roll-off over

frequency and narrow notches.

–120

150

100

FREQUENCY (Hz)

–100

–80

–60

–40

–20

Figure 45. Sinc5 + Sinc1 Filter Response at 50 SPS ODR

The output data rates with the accompanying settling time and

rms noise for the sinc5 + sinc1 filter are shown in in Table 7

and Table 9.

SINC3 FILTER

The sinc3 filter achieves the best single-channel noise performance

at lower rates and is, therefore, most suitable for single-channel

applications. The sinc3 filter always has a settling time equal to

tSETTLE = 3/Output Data Rate

Figure 46 shows the frequency domain filter response for the

sinc3 filter. The sinc3 filter has good roll-off over frequency and

has wide notches for good notch frequency rejection.

–120

150

100

FREQUENCY (Hz)

–100

–80

–60

–40

–20

–110

–90

–70

–50

–30

–10

Figure 46. Sinc3 Filter Response

The output data rates with the accompanying settling time and

rms noise for the sinc3 filter are shown in Table 8 and Table 10.

It is possible to fine tune the output data rate for the sinc3 filter by

setting the SINC3_MAPx bit in the filter configuration registers.

If this bit is set, the mapping of the filter register changes to directly

program the decimation rate of the sinc3 filter. All other options

are eliminated. The data rate when on a single channel can be

calculated using the following equation:

Output Data Rate = fMOD/(32 × FILTCONx[14:0])

where:

fMOD is the modulator rate (MCLK/2) and is equal to 2 MHz.

FILTCONx[14:0] are the contents on the filter configuration

registers, excluding the MSB.

For example, an output data rate of 50 SPS can be achieved with

SINC3_MAPx enabled by setting the FILTCONx[14:0] bits to a

value of 1,250.

AD4116 Datasheet(PDF) 32 Page - Analog Devices

AD4116 Datasheet(HTML) 32 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL