LMK04828SNKDREP datasheet(68/102 Pages) TI

68 / 102 page

LMK04828-EP

SNAS703 – APRIL 2017

www.ti.com

Product Folder Links: LMK04828-EP

Submit Documentation Feedback

9.7.7.5 PLL1_WND_SIZE, PLL1_CP_TRI, PLL1_CP_POL, PLL1_CP_GAIN

This register controls the PLL1 phase detector.

Table 56. Register 0x15B

BIT

NAME

POR

DEFAULT

DESCRIPTION

7:6

PLL1_WND_SIZE

PLL1_WND_SIZE sets the window size used for digital lock detect for PLL1. If the phase

error between the reference and feedback of PLL1 is less than specified time, then the

PLL1 lock counter increments.

Field Value

Definition

0 (0x00)

4 ns

1 (0x01)

9 ns

2 (0x02)

19 ns

3 (0x03)

43 ns

PLL1_CP_TRI

This bit allows for the PLL1 charge pump output pin, CPout1, to be placed into TRI-STATE.

0: PLL1 CPout1 is active

1: PLL1 CPout1 is at TRI-STATE

PLL1_CP_POL

PLL1_CP_POL sets the charge pump polarity for PLL1. Many VCXOs use positive slope.

A positive slope VCXO increases output frequency with increasing voltage. A negative

slope VCXO decreases output frequency with increasing voltage.

0: Negative Slope VCO/VCXO

1: Positive Slope VCO/VCXO

3:0

PLL1_CP_GAIN

This bit programs the PLL1 charge pump output current level.

Field Value

Gain

0 (0x00)

50 µA

1 (0x01)

150 µA

2 (0x02)

250 µA

3 (0x03)

350 µA

4 (0x04)

450 µA

...

14 (0x0E)

1450 µA

15 (0x0F)

1550 µA

LMK04828SNKDREP Datasheet(PDF) 68 Page - Texas Instruments

LMK04828SNKDREP Datasheet(HTML) 68 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL