Electronic Components Datasheet Search
  English  ▼

X  

CS42L56 Datasheet(PDF) 32 Page - Cirrus Logic

Part # CS42L56
Description  Ultralow Power, Stereo Codec with Class H Headphone Amp
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42L56 Datasheet(HTML) 32 Page - Cirrus Logic

Back Button CS42L56 Datasheet HTML 28Page - Cirrus Logic CS42L56 Datasheet HTML 29Page - Cirrus Logic CS42L56 Datasheet HTML 30Page - Cirrus Logic CS42L56 Datasheet HTML 31Page - Cirrus Logic CS42L56 Datasheet HTML 32Page - Cirrus Logic CS42L56 Datasheet HTML 33Page - Cirrus Logic CS42L56 Datasheet HTML 34Page - Cirrus Logic CS42L56 Datasheet HTML 35Page - Cirrus Logic CS42L56 Datasheet HTML 36Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 92 page
background image
32
DS851F2
CS42L56
4.2.1
Pseudo-differential Inputs
The CS42L56 implements a pseudo-differential input stage. The AINxREF inputs are intended to be used
as a pseudo-differential reference signal. This feature provides common mode noise rejection with single-
ended signals. Figure 14 shows a basic diagram outlining the internal implementation of the pseudo-dif-
ferential input stage, including a recommended stereo pseudo-differential input topology. If pseudo-differ-
ential input functionality is not required, the AINxREF pin should be AC-coupled to GND.
It should be noted that the AINxREF inputs are intended to be used solely to provide a low-level, pseudo-
differential reference signal for the internal input amplifiers when in pseudo-differential mode. Using the
analog input pins in a fully differential configuration by providing a large signal on the AINxREF pin is not
recommended. The output of the PGA will clip if the voltage difference between AINxx and AINxREF ex-
ceeds the full-scale voltage specification (See Note 10 on page 17).
4.2.2
Large-scale Inputs
The CS42L56 allows the user to input signals that would be larger than the ADC full-scale input voltage
by using the PGA to attenuate the signal prior to going to the ADC. Table 1 shows the PGA gain setting
needed to stay under the maximum ADC input voltage.
Supply Voltage
PGA Gain Setting
Maximum Input Voltage
(V)
(dB)
(mVRMS)(VPP)
1.8
0.0
509
1.44
-0.5
539
1.52
-1.0
571
1.62
-1.5
604
1.71
2.5
0.0
707
2.00
-0.5
748
2.12
-1.0
793
2.24
-1.5
840
2.38
Table 1. Input Voltage PGA Settings
xIN
xREF
Signal+
Anti-
Aliasing
Filter
Common-Mode Cancellation,
Invert, and Gain
AFILTx
DC-Block
VA
VQ
AGND
VCM
R
R
ADC
Parallel PCB
traces from
signal source
Digital
Full Scale
VCM
VCM
V=?
VCM
VCM
-
+
-
+
Figure 14. Stereo Pseudo-Differential Input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com