Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 350 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 350 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 346Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 347Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 348Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 349Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 350Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 351Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 352Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 353Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 354Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 350 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
8-8
Freescale Semiconductor
e500 Coherency Module
8.2.1.6
ECM Error Address Capture Register (EEADR)
The ECM error address capture register (EEADR) is shown in Figure 8-7.
Figure 8-7. ECM Error Address Capture Register (EEADR)
Table 8-7 describes EEADR fields.
11–15
SRC_ID
Source ID. Specifies the source device mastering the transaction.
00000 PCI/PCI-X interface
00001–01001 Reserved
01010 Boot sequencer
01011
Reserved
01100
RapidIO
01101–01111 Reserved
10000 Processor (instruction)
10001 Processor (data)
10010 Reserved
10011
Reserved
10100 Reserved
10101 DMA
10110
Reserved
10111
SAP
11000
TSEC1
11001
TSEC2
11010
10/100 FEC
11011
Reserved
11100
RapidIO message units
11101
RapidIO doorbell units
11110
RapidIO port-write units
11111
Reserved
16
—
Reserved
17–20
TTYPE
Transaction type. Defined as follows:
0000 Write
0001 Reserved
0010 Write with allocate
0011 Write with allocate with lock
0100 Address only transaction
0101–0111 Reserved
1000 Read
1001 Read with unlock
101x Reserved
1100 Read with clear atomic
1101 Read with set atomic
1110 Read with decrement atomic
1111 Read with increment atomic
21–30
—
Reserved
31
VAL
Register data valid.
0 ECM error attribute capture register does not contain valid information.
1 ECM error attribute capture register contains valid information.
0
31
R
ADDR
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0x0_1E10
Table 8-7. EEADR Field Descriptions
Bits
Name
Description
0–31
ADDR
Address. Specifies the 32-bit address of the transaction. Qualified by EEATR[VAL].
Table 8-6. EEATR Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com