MPC8540 datasheet(348/1302 Pages) FREESCALE

348 / 1302 page

MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1

8-6

Freescale Semiconductor

e500 Coherency Module

Table 8-4 describes EEDR fields.

8.2.1.4

ECM Error Enable Register (EEER)

The ECM error enable register (EEER) shown in Figure 8-5 enables the reporting of error

conditions to the e500 core through the internal int interrupt signal.

Figure 8-5. ECM Error Enable Register (EEER)

Table 8-4. EEDR Field Descriptions

Bits

Name

Description

MULT_ERR Multiple error. Indicates the occurrence of multiple errors of the same type. Write one to clear.

0 Multiple errors of the same type were not detected.

1 Multiple errors of the same type were detected.

1–30

—

Reserved

LAE

Local access error. Write one to clear. Three cases can generate LAEs:

• Transaction does not map to any target. In this case the ECM injects read responses (with the

corrupt attribute set) and write data is dropped. Note that a read that attempts to access an

unmapped target causes the assertion of core_fault_in, which causes the core to generate a

machine check interrupt, unless it is disabled (by clearing HID1[RFXE]). If RFXE is zero and

this error occurs, EEER[LAEE] must be set to ensure that an interrupt is generated. For more

information, see Section 6.10.2, “Hardware Implementation-Dependent Register 1 (HID1).”

• Source and target IDs indicate that an OCN port initiated a transaction that targets an OCN

port. This loopback behavior can result from programming errors where inbound ATMU

window targets are inconsistent with targets configured in the local access windows for a given

address range. For this type of LAE, the dispatch (to OCN target in this case) is not screened

off; the LAE error is reported, but the transaction is still sent to its OCN target.

• Inbound read atomic set, clear, inc, or dec transactions from RapidIO target an interface other

than DDR (only the DDR supports these transactions). This condition screens off the dispatch

to the target (if one is mapped); the ECM injects read responses (with the corrupt attribute set)

and write data is dropped.

0 Local access error has not occurred.

1 Local access error occurred.

LAEE

Reset

0000_0000_0000_0000_0000_0000_0000_0000

Offset

0x0_1E08

MPC8540 Datasheet(PDF) 348 Page - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 348 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL