Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 378 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 378 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 374Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 375Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 376Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 377Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 378Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 379Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 380Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 381Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 382Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 378 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
9-24
Freescale Semiconductor
DDR Memory Controller
9.4.1.18 Memory Error Address Capture (CAPTURE_ADDRESS)
The memory error address capture register, shown in Figure 9-19, holds the 32 lsbs of a transaction
when a DDR ECC error is detected.
Figure 9-19. Memory Error Address Capture Register (CAPTURE_ADDRESS)
Table 9-23 describes the CAPTURE_ADDRESS fields.
11–15
TSRC
Transaction source for the error
00000 PCI
00001–00011 Reserved
00100 Local bus
00101–00111 Reserved
01000 Configuration space
01001 Reserved
01010 Boot sequencer
01011 Reserved
01100 RapidIO
01101–01111 Reserved
10000 Processor (instruction)
10001 Processor (data)
10010–10011 Reserved
10100 Reserved
10101 DMA
10110 Reserved
10111 SAP
11000 TSEC1
11001 TSEC2
11010 FEC
11011 Reserved
11100 RapidIO message units
11101 RapidIO doorbell units
11110 RapidIO port—write units
11111 Reserved
16–17
—
Reserved
18–19
TTYP
Transaction type for the error
00 Reserved
01 Write
10 Read
11 Read-modify-write
20–30
—
Reserved
31
VLD
Valid. Set as soon as valid information is captured in the error capture registers.
0
31
R
CADDR
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0x0_2E50
Table 9-23. CAPTURE_ADDRESS Field Descriptions
Bits
Name
Description
0–31
CADDR Captured address. Captures the 32 lsbs of the transaction address when an error is detected.
Table 9-22. CAPTURE_ATTRIBUTES Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com