Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 564 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 564 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 560Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 561Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 562Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 563Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 564Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 565Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 566Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 567Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 568Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 564 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
13-60
Freescale Semiconductor
Local Bus Controller
Figure 13-48. SDRAM Write-after-Write Pipelined, Page Hit
Figure 13-49. SDRAM Read-after-Write Pipelined, Page Hit
13.4.3.9
SDRAM Read/Write Transactions
The SDRAM interface supports read and write transactions of between 1 and 8 data beats for
transaction sizes ranging from 1 to 32 bytes. A full burst is performed for each transaction, with
the burst length dependent on the port size. A maximum burst of 8 beats is used for an 8-bit or
32-bit port size, while a maximum burst of 4 beats is used for a 16-bit port size, as programmed in
LSDMR[BL]. For reads that require less than the full burst length, extraneous data in the burst is
ignored and suppressed by the assertion of LSDDQM[0:3]. For writes that require less than the
full burst length, the non-targeted addresses are protected by driving corresponding LSDDQM bits
high (inactive) on the irrelevant cycles of the burst. However, system performance is not
compromised because, if a new transaction is pending, the SDRAM controller begins executing it
immediately, effectively terminating the burst early.
13.4.3.10 SDRAM MODE-SET Command Timing
The LBC transfers mode register data (CAS latency and burst length) stored in the LSDMR
register to the SDRAM device by issuing the MODE-SET command, as shown in Figure 13-50.
In this case, the latched address carries the mode bits for the command.
1111
0000
1111
0000
Z
COL ADD 1
D0
D1
D2
D3
COL ADD 2
D0
D1
D2
D3
LCLK
LALE
LCSn
LSDRAS
LSDCAS
LSDWE
LSDDQM[0:3]
LAD[0:31]
TA
Z
1111
0000
1111
0000
1111
Z
COL ADD 1
D0
D1
D2
D3
COL ADD 2
Z
D0
D1
D2
D3
Z
LCLK
LALE
LCSn
LSDRAS
LSDCAS
LSDWE
LSDDQM[0:3]
LAD[0:31]
TA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com